summaryrefslogtreecommitdiff
path: root/hw/bsp/ra
AgeCommit message (Collapse)Author
2023-08-01add portenta c33 bsp, add flash by dfu-utilhathach
2023-07-31enable USBMC for uno r4, add board_init_after_tusb() APIhathach
add BOARD_UPPERCASE for board detection
2023-07-31enable_irq since uno bootloader can disable it. systick triggered, however ↵hathach
usb still not work with uno
2023-07-28add uno r4 wih FLASH_IMAGE_START=0x4000, running but interrupt (systick) ↵hathach
does not seems to work
2023-07-26refactored multiple ports for hcd rusb2hathach
2023-07-26increase stack size for 6 series to 0x1000, 4 series to 0x800hathach
2023-07-26updating hcd rusb2hathach
- make osal_task_delay() as weak function in usbh - implement osal_task_delay() in hcd rusb2 (may moved to other places)
2023-07-07add PORT selection for makefilehathach
2023-07-07fully work with multiple ports without CFG_TUSB_RHPORT0/1hathach
2023-07-07correct setting trace clockhathach
2023-07-06add rusb2_module_start(), more update for multiple ports for dcd rusb2hathach
2023-07-06update ra type to include usbhs registershathach
2023-07-05usb hs work with ra 6m5 ekhathach
2023-07-04fix ra4m3 ek buildhathach
2023-07-04update fsp to version 4.5, correct RA BSP. Fix ETM Trace with 6m5 by ↵hathach
lowering PLL to 128Mhz.
2023-07-03add jlinkscript for detect rtthathach
2023-07-03Merge branch 'master' into renesas_ra_hs_rebasedhathach
2023-07-03board pin data clean uphathach
2023-07-03wrap up ra updatehathach
2023-07-03move files aroundhathach
2023-07-03move vector_data.h and ioport_cfg.h to common familyhathach
2023-07-02add etm trace for 6m5hathach
2023-07-01initial ra6m5 ek, board_test led + sw workshathach
2023-07-01forgot board.mk for ra6m1hathach
2023-07-01add ra6m1 boardhathach
2023-07-01refactor to match fsp_cfghathach
2023-07-01update linkerhathach
2023-07-01rework ra buildhathach
2023-06-30clean up ra makefilehathach
2023-06-24add CPU_CORE for all familyhathach
2023-05-03renesas_ra: fix existing boards supportMartino Facchin
2023-05-03renesas_ra: add support for HS portMartino Facchin
2023-03-16rename FREERTOS_PORT to FREERTOS_PORTABLE_SRChathach
also fix trailing spaces
2023-03-16add ra4m1_ek boardhathach
2023-03-16rename ra board namehathach
2023-03-16rename file link to rusb2hathach
2023-03-11remove ra submoduleshathach
2022-06-02style code for consistency with existing codebaseRafael Silva
2022-06-02fix int handling for host in ek_ra4m3 portRafael Silva
2022-06-02add renesas ek-ra4m3 board portRafael Silva
Signed-off-by: Rafael Silva <[email protected]>
generated by cgit v1.3.1 (git 2.54.0) at 2026-08-31 21:50:59 +0000