summaryrefslogtreecommitdiff
path: root/hw/bsp/rx
AgeCommit message (Collapse)Author
17 hourssysview: take the timestamp from a BSP hardware timer where the core has no DWThathach
Cortex-M0/M0+, the WCH RISC-V parts and MAX3266x have no usable DWT cycle counter, so their family.c provides SEGGER_SYSVIEW_X_GetTimestamp() from a free-running hardware timer: a 32-bit general-purpose timer on ST parts (sysview_stm32_tim2.h), SysTick-extended sources on the M0 families, the core's SysTick-equivalent on WCH with the documented ordered read of the split count registers (sysview_wch_timestamp.h), and a TMR on MAX3266x (sysview_max32_tmr.h). max32666fthr's DWT implements only watchpoint comparators (DWT_CTRL.NOCYCCNT=1 read live; UG6971 documents no DWT/trace at all), so SystemView's ARMv7-M default read 0xE0001004 as a frozen 0 and every duration decoded as zero. The TMR runs at 48 MHz (f_PCLK = f_SYS_CLK/2; Continuous mode, CMP=0xFFFFFFFF, prescaler 1 - UG6971 15.2 guarantees TMRn_CNT readable while counting); TMR0 by default - present on every MAX32 part, unused by the examples, FreeRTOS ticks on SysTick - overridable with -DSYSVIEW_MAX32_TMR=n. The family builds SystemView with SEGGER_SYSVIEW_CORE_OTHER and sets CFG_TUSB_SYSVIEW_TIMESTAMP_BSP, a tusb_sysview.c opt-in for ARMv7-M parts without CYCCNT where the BSP also reports the rate via SEGGER_SYSVIEW_X_GetTimestampFreq(); the fixed-1MHz microsecond contract is unreachable on a powers-of-two-only prescaler. SEGGER_SYSVIEW_X_GetInterruptId() gains the ICSR.VECTACTIVE read for CORE_OTHER builds. MAX32650/32690 use different GCR clock-gate names and stay unported. Measured on the rig: seven host-timed 1.000 s gaps at 1.00044-1.00091 (median +0.05%). stm32f0 refuses to configure SYSVIEW for stm32f070xb at CMake time: that variant has no TIM2 at all, and the alternative was an undefined-reference link error with no hint. The shared hw/bsp/sysview_*.h join ci_select rule 16's hw/bsp file list (cross-family build files, compiled only under -DSYSVIEW which no CI leg enables), mirrored in the spec's rule table, so master's classification guard resolves them on both axes.
2026-04-06remove IAR toolchain support from make build systemhathach
IAR is only supported with CMake. Remove all IAR-specific references from the Make build system including toolchain files, SRC_S_IAR, LD_FILE_IAR variables, and IAR toolchain detection. Also fix GET_SECTOR_COUNT truncation in msc_file_explorer and broken formatting in stm32f7 board_uart_write. Co-Authored-By: Claude Opus 4.6 (1M context) <[email protected]>
2026-03-14update rx65n_target: correct pin configuration and remove unused USB ↵hathach
interrupt definitions
2026-03-13forgot to add fileshathach
add cmake support for rx
2026-02-28replace board_millis() with tusb_time_millis_api()hathach
2025-07-02remove legacy DEPS_SUBMODULES in makehathach
2024-12-27embed metadata to family.c and board.h to generate supported boards dochathach
2024-11-21fix cihathach
2024-04-09update gr_citrus as wellhathach
2024-04-09apply oldPRCR to board_init()hathach
2023-11-23make nanolib linking explicitly by each family/boardhathach
2023-09-27change hcd_int_handler(rhport, in_isr) signature: add in_isrhathach
change tuh_int_handler() to take in_isr as optional parameter (default = true)
2023-08-03more board_api.h renamehathach
2023-03-17fix trailing space and new linehathach
temporarily disable codespell
2023-03-16rename FREERTOS_PORT to FREERTOS_PORTABLE_SRChathach
also fix trailing spaces
2023-03-16rename file link to rusb2hathach
2023-03-11Merge branch 'master' into renesas-rahathach
2023-03-10fix cihathach
2023-03-08Merge branch 'master' into renesas-rahathach
2022-06-24add more warning option, also fix -Wconversion with rp2040hathach
-Wuninitialized, -Wunused, -Wredundant-decls
2022-06-02rework make freertos port handlingRafael Silva
this allows ports to specify a freertos port outside the FreeRTOS-Kernel lib directory, which would otherwise not be possible Signed-off-by: Rafael Silva <[email protected]>
2022-06-02generalize renesas LINK core driverRafael Silva
create local register access struct and move mcu specific code in preparation of support for other mcu families that use the LINK usb core Signed-off-by: Rafael Silva <[email protected]>
2022-06-02rename renesas driver to linkRafael Silva
link was chosen according to the name for the usb core on datasheets, LINK core Signed-off-by: Rafael Silva <[email protected]>
2022-02-25rename TUSB_OPT_HOST_ENABLED to CFG_TUH_ENABLEDhathach
2022-02-25rename TUSB_OPT_DEVICE_ENABLED to CFG_TUD_ENABLEDhathach
TUSB_OPT_DEVICE_ENABLED still usable for backward compatible
2021-12-27Increase stack sizekkitayam
2021-12-27Add hcd for Renesas RXkkitayam
2021-10-17more with -Wcast-qualhathach
2021-07-02extend stack areas to enable loggingkkitayam
add dummy functions to avoid warnings when logging is enable remove codes regarding OPTLIB
2021-06-29fix typohathach
2021-06-29rename rx65n cloud kit to targethathach
adding note for adding jlink support for rx65n_target board
2021-06-28update doc and clean uphathach
2021-06-28rename rx63n to simply rxhathach