| Age | Commit message (Collapse) | Author |
|
The populated 20-pin Cortex Debug+ETM header carries 4-bit trace
(TRACECLK=PC27, D0-3=PC28/PC26/PC25/PC24, mux H). TRACE_ETM builds mux
the pins and enable GCLK channel 47 (GCLK_CM4_TRACE) from GCLK0 - without
that gate the port stays silent with pins and TPIU armed. Chip-max
120 MHz core / 60 MHz TRACECLK validated (3x 280M-fetch captures).
|
|
add build.args option for hil json
add MAX3421_HOST=1 for metro m4 express
|
|
enable host example build for samd21/d51
|
|
|
|
replace itsybitsy m4 by metro m4 + max3421e
|
|
|