summaryrefslogtreecommitdiff
path: root/hw/bsp/stm32f412disco
AgeCommit message (Collapse)Author
2020-11-29group all stm32f4 boardshathach
2020-10-30use cmsis 5 for all stm32hathach
2020-10-30f4 use offical st driver repohathach
2020-10-08clean up jlink default interfacehathach
2020-05-17enable -Wcast-alignhathach
suppress vendor sdk driver at board.mk
2020-04-17mass rename tud/dcd_irq_handler to tud/dcd_init_handlerhathach
2020-04-08move irq for stm32 synopsyshathach
2020-03-28Update UARTs for stm32f4xx discovery boards. Other minor cleanups.Nathan Conrad
2020-03-28Update F4 BSP with new HAL configNathan Conrad
2020-03-26Modify include of HAL, and remove CMSIS clock configuration code, and ↵Nathan Conrad
implement UART for STM32F407Disco
2020-01-10clean up HSE_VALUE for stm32hathach
2020-01-10clean up flash-stlinkhathach
2019-12-12Merge pull request #234 from hathach/stm32f4-blackpillHa Thach
move VBUS sense out of dcd_synosys to bsp
2019-12-11close #204 define HSE_VALUE in _hal_conf instead of board.mkhathach
2019-12-11move VBUS sense out of dcd_synosys to bsphathach
2019-11-20move -flto to board.mkhathach
current board that doesn work with flto is spresense and mimxrt10xx (due to xip image_vector_table is optimized out).
2019-10-24fix missing board uart read/write()hathach
2019-09-27add -Wextra for more warnings to examplehathach
non-stack warning (probably mcu driver) should be suppressed in the board.mk
2019-09-12ported stm32f2, added board stm32f207zg nucleohathach
close #127
2019-09-11tested all the stm32f4 board, work greathathach
2019-09-09stm32: Refactor so F4 and H7 use a single Synopsys IP source file.William D. Jones
2019-09-08ported board stm32f412g discoveryhathach
- added soft connect for enable pull up register dcd stm32f4
2019-09-06added board stm32f412 discovery, board_test exmaple runhathach
generated by cgit v1.3.1 (git 2.54.0) at 2026-09-01 21:22:46 +0000