summaryrefslogtreecommitdiff
path: root/src/portable/espressif
AgeCommit message (Collapse)Author
2021-01-08use dcd_event_bus_reset() with speed to replace bus_signalhathach
2020-11-27fix cihathach
2020-11-27add bus suspend & resume support for esp32s2hathach
2020-08-01enable pull-up in dcd_init() instead of usbdhathach
2020-07-29fix strict prototypehathach
2020-07-28Merge pull request #454 from me-no-dev/esp32-s2-fifosHa Thach
ESP32-S2: Handle the fact that available EP IN FIFOs are less than the number of available EP INs
2020-07-28Update dcd_esp32s2.cme-no-dev
2020-07-02ESP32-S2: Detect EP IN Xfer Timeoutme-no-dev
In some rare ocasions (bad cable, noise, etc.) data transfer might timeout and hang the endpoint, unless the interrupt flag is cleared. This pull request targets to solve that case.
2020-07-01ESP32-S2: Handle the fact that available EP IN FIFOs are less than the ↵me-no-dev
number of available EP INs ESP32-S2 has only 5 available endpoint-in FIFOs (including EP0) but 7 available EP IN numbers. This change decouples the fifo number from the endpoint number, providing FIFO numbers until they reach the limit, at which point it will return false and assert an error that too many endpoints were allocated.
2020-04-26sync synopsis fix for esp32s2hathach
2020-04-18session end interrupt doesn't trigger on esp32 saola boardhathach
it is possibly due to the board design without vbus sense. Revisit later.
2020-04-17complete remove dcd_set_config(), fix unit testhathach
2020-04-17mass rename tud/dcd_irq_handler to tud/dcd_init_handlerhathach
2020-04-16cleanup for esp32hathach
2020-04-11fix incorrect setup packethathach
also increase usbd stack in example when debug is enabled
2020-04-10remove CONFIG_IDF_TARGET_ESP32S2BETA per reviewhathach
2020-04-10added comment note for beta chip walkaroundhathach
2020-04-10Correct dedicated FIFO SRAM size to 1024hathach
add note for up to 5 active IN endpoints (including EP0 IN)
2020-04-10remove 100us delay at the end of dcd_init()hathach
2020-04-10revert name to dcd_int_handler due to function prototype warninghathach
2020-04-10clear USB_RXFLVI_M before read_rx_fifo()hathach
more format clean up
2020-04-10change indent from 4 -> 2 spaceshathach
2020-04-10rename dcd_init_handler to dcd_irq_handler to consistent with other portshathach
2020-04-10remove commented codehathach
2020-04-10try to fix racing condition with setuphathach
2020-04-08use macro for easy enable/disable SOFhathach
2020-04-08disable SOF interrupt since it is not used for nowhathach
2020-04-06revert name to dcd_init_handler()hathach
since the function signature is different
2020-04-06rename dcd_int_handler to dcd_irq_handler for consistency with other porthathach
2020-04-06fix issue and typo with In token when Fifo emptyhathach
fix transmit packet endpoint's fifo
2020-04-03update dcd esp32s2 fifo allocation to match current dcd synopsyshathach
2020-04-01add dcd_esp32s2hathach
skip esp32s2_saola for make build since idf use cmake
generated by cgit v1.3.1 (git 2.54.0) at 2026-08-19 23:50:16 +0000