summaryrefslogtreecommitdiff
path: root/src/portable/st/synopsys
AgeCommit message (Collapse)Author
2020-07-01Merge branch 'master' into add-stm-hshathach
2020-07-01clean up codehathach
2020-06-30Clear ep0_pending if rx short packetJan Dümpelmann
2020-06-30Fix receiving of short packet data (ep out)Jan Dümpelmann
2020-06-30stm32f723disco: USB HS enumerates.Uwe Bonnes
2020-06-30dcd_synopsys: Handle HS and FS IP in one deviceUwe Bonnes
FIXME: Allow run-time selection to allow to handle both HS and FS with one file F746 HS port enumerates with error config 1 interface 2 altsetting 0 bulk endpoint 0x3 has invalid maxpacket 64
2020-06-30Merge branch 'master' into add-stm-hshathach
2020-06-29Add author name to dcd_synopsys.cJan Dümpelmann
2020-06-26Remove EP0 remaining bytes manipulationJan Dümpelmann
Renaming edpt_xact to edpt_schedule_packets
2020-06-18Add transaction (edpt_xact) as sub transferJan Dümpelmann
A transfer can have one or multiple transactions. Usually only EP0 splits one xfer into multiple xact.
2020-06-16fix stm32h743 priority with freeRTOShathach
2020-06-15Enhance EP FIFO allocation for both Fullspeed and Highspeedhathach
- Update shared RX FIFO calculation with FS/HS - IN FIFO EP - Interrupt -> use EPSize - Bulk/ISO -> use max(EPSize, remaining-fifo / non-opened-EPIN)
2020-06-14cherry pick PR399 commit : Interrupt time improvementsJan Dümpelmann
2020-06-14overwrite setup packethathach
2020-06-01allow hs ep open with 512 byteshathach
2020-05-31fixed EP0 size to 64 since LS is not supported in device modehathach
- set turn-around and report actual speed in Enum Done - add dcd_event_bus_reset() helper to report speed
2020-05-31able to detect as hshathach
2020-05-27try to get synopsys work with OTG HS + external PHYhathach
2020-05-26multiple port support for global otg basehathach
2020-05-26suporting multiple port (OTG FS + HS) for stm32hathach
2020-05-15Allow EP0 to use xfer sizes larger than one packetJan Dümpelmann
2020-05-15Interrupt time improvementsJan Dümpelmann
2020-05-08Synopsys OUT EP improvements:Jan Dümpelmann
- Use register based XFRSIZ to determine transfer complete (xfer->queued_len and xfer->short_packet were deleted) - Pop out as many RxFIFO data entries as available within a IRQ call - less application interruption due to XFRC calls
2020-05-04clean upJan Dümpelmann
renaming function and variables changing indent size
2020-04-29Changed switch into if statementsJan Dümpelmann
2020-04-29Redesign of Synopsys device transmissionJan Dümpelmann
Changes: - checking if tx buffer empty interrupt is masked - process more than one packet in isr - mask tx buffer empty just after all bytes were written - use of transmit_fifo_packet instead of transmit_packet
2020-04-27added comment for hw clearing TXFEhathach
2020-04-27TXFE is read only bithathach
2020-04-26turn off TX FIFO Empty for EPIN if all bytes are writtenhathach
fix dcd synopsys issue with usbnet #289
2020-04-24synopsys: Reduce interrupt time for IN ZLPJerzy Kasenberg
For IN endpoints output FIFO is filled in interrupt, therefor before endpoint is enabled, DIEPTSIZ is set with correct size of packet. Then endpoint is enabled and FIFO empty interrupt is enabled. This works fine except for the ZLP. Enabling FIFO empty interrupt results in interrupt handler being called all the time because there is nothing to put in the FIFO. Eventually it ends when IN token is received and empty packed is transmitted out. This change does not enable FIFO empty interrupt for ZLP reducing CPU load.
2020-04-22Added support for STM32F1 Connectivity Line MCUJan Dümpelmann
STM32F105 and STM32F107 are using the Synopsys IP
2020-04-18also add wakeup eventhathach
2020-04-18implement disconnection detection for stm32 synopsyshathach
- disconnection is OTG INT session end bit - add USE_SOF to disable 1ms interrupt on mcu which isn't used now by the stack - add suspend detection
2020-04-17complete remove dcd_set_config(), fix unit testhathach
2020-04-17mass rename tud/dcd_irq_handler to tud/dcd_init_handlerhathach
2020-04-16stm32 sysnopsys disconnect/connecthathach
2020-04-08move irq for stm32 synopsyshathach
2019-12-21Merge branch 'master' into port-samg55hathach
2019-12-11move VBUS sense out of dcd_synosys to bsphathach
2019-11-28use dcd_edpt0_status_complete() to set address without blocking for ↵hathach
samd21/samd51/stm32_fsdev
2019-09-27add -Wextra for more warnings to examplehathach
non-stack warning (probably mcu driver) should be suppressed in the board.mk
2019-09-21dcd_synopsys: Fix off-by-one error in FIFO allocation.William D. Jones
2019-09-13This demonstrates that I don't pre-build things before committing them... oops.Nathan Conrad
2019-09-13Off-by-one error in Synopsys assertions. (and move some braces to their own ↵Nathan Conrad
lines.
2019-09-13adding stm32l4 support, board test run with stm32l476disco, usb doens't work yethathach
2019-09-12ported stm32f2, added board stm32f207zg nucleohathach
close #127
2019-09-11stm32f7 work with dcd synopsishathach
close #124
2019-09-09stm32: Refactor so F4 and H7 use a single Synopsys IP source file.William D. Jones
generated by cgit v1.3.1 (git 2.54.0) at 2026-09-04 04:59:35 +0000