summaryrefslogtreecommitdiff
path: root/src/portable/st
AgeCommit message (Collapse)Author
2020-08-03Implement dynamic FIFO RAM allocation according to configuration desc.Reinhard Panhuber
2020-08-01enable pull-up in dcd_init() instead of usbdhathach
2020-07-31Fix synopsys size check for ISO endpointJerzy Kasenberg
Constraint was incorrect for ISO endpoint as stated in TODO.
2020-07-29fix nested extern declaration of 'SystemCoreClock' [-Werror=nested-externs]hathach
2020-07-27Implement dynamic reallocation of RX and TX fifos for EP0.Reinhard Panhuber
Tested with EP0 size 8/16/32/64.
2020-07-26add 'set_EP0_max_pkt_size(...)' and fix EP0 size to 64 bytes after resetReinhard Panhuber
2020-07-08change REDUCE_SPEED=0/1 to explicitly SPEED=high/fullhathach
update readme, boards.md to add link to new stm boards
2020-07-05Merge pull request #457 from UweBonnes/add-stm-hsHa Thach
Add stm hs
2020-07-03STM32/OTG_HS: Allow OTG_HS port to run at FS speed.Uwe Bonnes
Add "REDUCE_SPEED=1" to the compile options.
2020-07-03update per reviewhathach
2020-07-03fix NVIC disable typohathach
2020-07-02correct HSE_VALUE in hal_confhathach
- although it is define in CFLAGS, it is worth to correct to be consistent with other build - extract set_speed()
2020-07-02change default port some stm bsphathach
- f769disco default port is highspeed port1 - remove PORT0 on stlink since the board only populated HS connector
2020-07-02clean uphathach
2020-07-01Merge branch 'add-stm-hs' of github.com:hathach/tinyusb into add-stm-hshathach
2020-07-01st/synopsys/dcd_synopsys.c: Remove USBC PHY PLL stabilization delay for nowUwe Bonnes
While the ST code has a 2 ms stabilization delay for the USBC PHY PLL, running without this delay showed no problem for at leat 10 USB un/replug cycles. Observe for problems!
2020-07-01only set turnaround in reset completehathach
2020-07-01correctly set turn around according to cpu clockhathach
help to run with low speed mcu
2020-07-01Merge branch 'master' into add-stm-hshathach
2020-07-01clean up codehathach
2020-06-30Clear ep0_pending if rx short packetJan Dümpelmann
2020-06-30Fix receiving of short packet data (ep out)Jan Dümpelmann
2020-06-30stm32f723disco: USB HS enumerates.Uwe Bonnes
2020-06-30dcd_synopsys: Handle HS and FS IP in one deviceUwe Bonnes
FIXME: Allow run-time selection to allow to handle both HS and FS with one file F746 HS port enumerates with error config 1 interface 2 altsetting 0 bulk endpoint 0x3 has invalid maxpacket 64
2020-06-30Merge branch 'master' into add-stm-hshathach
2020-06-29Merge pull request #399 from duempel/redesign_synopsys_receiveHa Thach
Improvements to Synopsys EP OUT
2020-06-29Add author name to dcd_synopsys.cJan Dümpelmann
2020-06-26Remove EP0 remaining bytes manipulationJan Dümpelmann
Renaming edpt_xact to edpt_schedule_packets
2020-06-18Add transaction (edpt_xact) as sub transferJan Dümpelmann
A transfer can have one or multiple transactions. Usually only EP0 splits one xfer into multiple xact.
2020-06-18Disable SOF in dcd_stm32_fsdevMengsk
Signed-off-by: Mengsk <[email protected]>
2020-06-17Fix IAR warnings.Mengsk
Pa039 : use of address of unaligned structure member. Pe188: enumerated type mixed with another type.
2020-06-16fix stm32h743 priority with freeRTOShathach
2020-06-15Enhance EP FIFO allocation for both Fullspeed and Highspeedhathach
- Update shared RX FIFO calculation with FS/HS - IN FIFO EP - Interrupt -> use EPSize - Bulk/ISO -> use max(EPSize, remaining-fifo / non-opened-EPIN)
2020-06-14cherry pick PR399 commit : Interrupt time improvementsJan Dümpelmann
2020-06-14overwrite setup packethathach
2020-06-01allow hs ep open with 512 byteshathach
2020-05-31fixed EP0 size to 64 since LS is not supported in device modehathach
- set turn-around and report actual speed in Enum Done - add dcd_event_bus_reset() helper to report speed
2020-05-31able to detect as hshathach
2020-05-27try to get synopsys work with OTG HS + external PHYhathach
2020-05-26multiple port support for global otg basehathach
2020-05-26suporting multiple port (OTG FS + HS) for stm32hathach
2020-05-15Allow EP0 to use xfer sizes larger than one packetJan Dümpelmann
2020-05-15Interrupt time improvementsJan Dümpelmann
2020-05-08Synopsys OUT EP improvements:Jan Dümpelmann
- Use register based XFRSIZ to determine transfer complete (xfer->queued_len and xfer->short_packet were deleted) - Pop out as many RxFIFO data entries as available within a IRQ call - less application interruption due to XFRC calls
2020-05-04clean upJan Dümpelmann
renaming function and variables changing indent size
2020-04-29Changed switch into if statementsJan Dümpelmann
2020-04-29Redesign of Synopsys device transmissionJan Dümpelmann
Changes: - checking if tx buffer empty interrupt is masked - process more than one packet in isr - mask tx buffer empty just after all bytes were written - use of transmit_fifo_packet instead of transmit_packet
2020-04-27added comment for hw clearing TXFEhathach
2020-04-27TXFE is read only bithathach
2020-04-26turn off TX FIFO Empty for EPIN if all bytes are writtenhathach
fix dcd synopsys issue with usbnet #289
generated by cgit v1.3.1 (git 2.54.0) at 2026-08-21 08:01:12 +0000