| Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
added max3241 for feather m4 and tested
|
|
|
|
|
|
|
|
only call tuh_max3421_spi_cs_api() in SPI start/end transfer since
Arduino port use this to call begin/endTransaction()
|
|
|
|
Add support for stm32u5a5 (highspeed with built-in femtoPHY)
|
|
|
|
|
|
|
|
|
|
get passed otg clock reset
|
|
to make sure it is valid
|
|
dwc2 core stuck at reset
|
|
STM32U5 HS Support
|
|
|
|
tested working with sam d21 and d51, not tested with nrf52, seem not
working with esp32
|
|
|
|
|
|
change tuh_int_handler() to take in_isr as optional parameter (default =
true)
|
|
|
|
|
|
|
|
|
|
Fix msd extraneus bytes on reading
|
|
|
|
|
|
This fixes a problem found on MSD class where data read from from disks were sometimes partially overwritten by the status MSD message ("USBS...").
The function introduced wait for the hw fifo pipe to be empty, that prevent that new writing in the fife overwrite data which are not yet be transmitted by hw.
|
|
- also add usbh_defer_func()
|
|
hanged occasionally.
|
|
CONDETIRQ occurs but we are disabled interrupt (for osal queue access).
|
|
|
|
|
|
- xact_inout() to support send setup
|
|
- hcd_int_disable/enable is software only to reduce interrupt lag
|
|
- merge addr0 ep to pool
- add control status to xact in/out
- use atomic flag busy to ensure only 1 transfer is active at any time
- execute pending transfer after one is complete (or clear busy flag)
- change rtt mode to block if full
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- rename max3421e to max3421
- fix incorrect bitmask for HCTL, fix initial device connect
- fix bus reset cause connect IRQ
|