summaryrefslogtreecommitdiff
path: root/src/portable
AgeCommit message (Collapse)Author
2019-12-27fix #247hathach
2019-12-26clean uphathach
2019-12-26merge dcd_samd51 & dcd_samd21 into dcd_samdhathach
2019-12-26improve samd, fix missing setup packet occasionallyhathach
2019-12-25fix samd51 setup packet handlinghathach
issue occur due to race condition https://github.com/adafruit/Adafruit_TinyUSB_Arduino/issues/37
2019-12-23adding lookup table for debugginghathach
add msc scsi command list
2019-12-21Merge branch 'master' into port-samg55hathach
2019-12-21making more progress, but failed with WRITE10hathach
incorrect queue 448 bytes instead of 512
2019-12-21able to response to scsi inquiry, but failed to response to test unit readyhathach
2019-12-12Merge pull request #236 from jeremyherbert/masterHa Thach
Update dcd_stm32_fsdev.c with note about F042Fx remapping
2019-12-12Update dcd_stm32_fsdev.cJeremy Herbert
Add a note about pin remapping for the STM32F042Fx
2019-12-11move VBUS sense out of dcd_synosys to bsphathach
2019-12-09enhance samghathach
2019-12-09clear data toggle in clear stall, also set config bithathach
2019-12-09fix samd using TUSB_REQ_SET_ADDRESS in dcd_edpt0_status_completehathach
2019-12-09update descriptor, enhance ep in transferhathach
2019-12-09implementing dcd_edpt_openhathach
2019-12-09fix buildhathach
2019-12-09clean up, switch and update submodule samd to circuitpython branchhathach
2019-11-29valentyusb: eptri: don't double-advance read bufferSean Cross
Due to an error, we were double-advancing the FIFO buffer. The end result was that the second half of most reads were getting ignored. This wasn't found during earlier testing because only 64-byte buffers were tested. This corrects this error by avoiding double-advancing the buffer. Signed-off-by: Sean Cross <[email protected]>
2019-11-28use dcd_edpt0_status_complete() to prepare for setup packet for samd21/samd51hathach
2019-11-28use dcd_edpt0_status_complete() to set address without blocking for ↵hathach
samd21/samd51/stm32_fsdev
2019-11-28clean uphathach
2019-11-28implement dcd_edpt_stallhathach
2019-11-28get passed set addresshathach
2019-11-28add dcd_edpt0_status_complete() which is useful for several mcu porthathach
2019-11-27get passed first get device descriptorhathach
2019-11-27able to handle setup packethathach
2019-11-27detect bus resethathach
2019-11-27clean uphathach
2019-11-25updatehathach
2019-11-24usb hw init OKhathach
2019-11-24Merge branch 'master' into port-samg55hathach
2019-11-23fix rt1010 rt1020 only has 1 usb controller, rt1050 rt1060 has 2hathach
2019-11-22rename OPT_MCU_IMXRT10XX to OPT_MCU_MIMXRT10XXhathach
2019-11-22rename OPT_MCU_RT10XX to OPT_MCU_IMXRT10XXhathach
2019-11-22Merge pull request #220 from hathach/developHa Thach
Port NXP iMX RT10XX
2019-11-22rename dcd_lpc18_43 to dcd_transdimensionhathach
2019-11-22move nxp dcd ehci controller reset and modde into dcdhathach
rt1064 work with cdc msc example
2019-11-22able to compile dcd 18/43 with rt1064hathach
2019-11-22more clean uphathach
2019-11-22more clean uphathach
2019-11-22more constant rename clean uphathach
2019-11-22refactor dcd_lpc18_43, making it capatible with rt10xxhathach
2019-11-22clean up dcd lpc18_43hathach
drop supporting both device mode on both ports.
2019-11-22move dcd_lpc18_43.h into .c filehathach
2019-11-21moving irq to bsp for lpc17/40hathach
2019-11-21rename lpc 17/18 irq to dcd_isr/hcd_isrhathach
2019-11-20eptri: clear proper endpoint when opening IN portSean Cross
When opening a USB port, we ensure the buffer is NULL and has a length of 0. Due to a mistake in specifying the endpoint type, we never actually cleared the value when opening an IN endpoint. This patch fixes the comparison when opening an IN endpoint. This fixes issue #218. Signed-off-by: Sean Cross <[email protected]>
2019-11-13valentyusb: rename from `foosn`Sean Cross
While Fomu is produced by Foosn, the actual name of the hardware block is `valentyusb`. Rename the module to match that. Signed-off-by: Sean Cross <[email protected]>
generated by cgit v1.3.1 (git 2.54.0) at 2026-09-02 03:43:48 +0000