| Age | Commit message (Collapse) | Author |
|
|
|
number of available EP INs
ESP32-S2 has only 5 available endpoint-in FIFOs (including EP0) but 7 available EP IN numbers. This change decouples the fifo number from the endpoint number, providing FIFO numbers until they reach the limit, at which point it will return false and assert an error that too many endpoints were allocated.
|
|
|
|
|
|
Support for DA1469x MCU from Dialog Semiconductor
|
|
Improvements to Synopsys EP OUT
|
|
|
|
Renaming edpt_xact to edpt_schedule_packets
|
|
|
|
|
|
A transfer can have one or multiple transactions.
Usually only EP0 splits one xfer into multiple xact.
|
|
Signed-off-by: Mengsk <[email protected]>
|
|
Pa039 : use of address of unaligned structure member.
Pe188: enumerated type mixed with another type.
|
|
Dialog Semiconductor's BLE MCU DA1469x comes with full speed USB.
It's base on National Semiconductor discrete USB controller USBN9603/4.
This adds support for:
- control/interrupt/bulk endpoints (up to 64 bytes)
- ISO endpoint were not tested and may not work correctly
- reset/sleep/wakeup are handled
- code for VBUS changes is provided
|
|
|
|
|
|
suppress vendor sdk driver at board.mk
|
|
|
|
|
|
- Use register based XFRSIZ to determine transfer complete
(xfer->queued_len and xfer->short_packet were deleted)
- Pop out as many RxFIFO data entries as available within a IRQ call
- less application interruption due to XFRC calls
|
|
even with SOFTDEVICE_PRESENT defined, SD may not be present on actual
flash.
|
|
Redesign of Synopsys device transmission
|
|
renaming function and variables
changing indent size
|
|
|
|
|
|
|
|
|
|
setup packet can complete together with previous status (in & out).
Always make sure to prepare valid buffer for holding setup packet when
queuing control status.
|
|
|
|
Changes:
- checking if tx buffer empty interrupt is masked
- process more than one packet in isr
- mask tx buffer empty just after all bytes were written
- use of transmit_fifo_packet instead of transmit_packet
|
|
|
|
|
|
|
|
fix dcd synopsys issue with usbnet #289
|
|
For IN endpoints output FIFO is filled in interrupt, therefor before
endpoint is enabled, DIEPTSIZ is set with correct size of packet.
Then endpoint is enabled and FIFO empty interrupt is enabled.
This works fine except for the ZLP. Enabling FIFO empty interrupt
results in interrupt handler being called all the time because
there is nothing to put in the FIFO.
Eventually it ends when IN token is received and empty
packed is transmitted out.
This change does not enable FIFO empty interrupt for ZLP reducing
CPU load.
|
|
STM32F105 and STM32F107 are using the Synopsys IP
|
|
|
|
it is possibly due to the board design without vbus sense. Revisit
later.
|
|
- disconnection is OTG INT session end bit
- add USE_SOF to disable 1ms interrupt on mcu which isn't used now by
the stack
- add suspend detection
|
|
|
|
|
|
nuc505: change dcd_set_config() behavior
|
|
Cxd56 disconnect connect
|
|
|
|
|
|
|
|
Valentyusb dcd disconnect connect
|
|
Synopsys msp430 dcd disconnect connect
|
|
samg implement dcd connect/disconnect
|
|
> If you notice my chain of events above, the bulk transfer was started BEFORE the SET_INTERFACE call. The USB device hardware swaps the order of them being delivered. On STM32, it gives priority to the lower-numbered EP index.
It shouldn't be a matter, control is 2+ stage, before sending the setup. Host should stop all communication to the endpoint that It wants to close.
|