| Age | Commit message (Collapse) | Author |
|---|
|
|
|
|
|
|
|
Signed-off-by: Zixun LI <[email protected]>
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
|
|
|
|
Rp2 refactor
|
|
|
|
|
|
|
|
|
|
|
|
of hwep
|
|
|
|
|
|
HWFIFO access-mode refactor and stride-aware FIFO fixes across FSDEV/RUSB2/MUSB
|
|
|
|
|
|
|
|
delay for stable speed detection
|
|
|
|
|
|
read/write
|
|
rusb use custom write
enable all hil test for ra4m1
|
|
|
|
|
|
|
|
|
|
|
|
duplicated packet write/read for fsdev
|
|
|
|
|
|
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
Signed-off-by: Zixun LI <[email protected]>
|
|
Signed-off-by: Zhihong Chen <[email protected]>
|
|
hcd: add stm32_fsdev driver
|
|
|
|
- Added `rw61x` family support.
- Added `frdm_rw612` board support.
- Update `get_deps.py` to include mcux-sdk for RW61x.
- Add ci_hs_rw61x include to ChipIdea HS driver and enable host examples.
|
|
Add dcd_configure for dwc2 FIFO config
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
|
