| Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
`FSDEV_BUS_32BIT` with `CFG_TUSB_FSDEV_32BIT`, adjust data/address stride macros, and refactor register/PMU access for consistency across platforms.
|
|
|
|
refresh dcd_samx7x
|
|
|
|
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
enumeration delay
|
|
|
|
|
|
vbus sensing
simplify dwc2_stm32_gccfg_cfg() using guid value
|
|
|
|
|
|
fix stm32u0 data stride
|
|
|
|
|
|
Signed-off-by: Zixun LI <[email protected]>
|
|
|
|
|
|
Rp2 refactor
|
|
|
|
support for the AT32F45X series
|
|
|
|
|
|
HWFIFO access-mode refactor and stride-aware FIFO fixes across FSDEV/RUSB2/MUSB
|
|
|
|
|
|
|
|
|
|
rusb use custom write
enable all hil test for ra4m1
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
Signed-off-by: Zixun LI <[email protected]>
|
|
Signed-off-by: Zixun LI <[email protected]>
|
|
Signed-off-by: Zhihong Chen <[email protected]>
|
|
dcd/rusb2: fix fifo write
|
|
Signed-off-by: HiFiPhile <[email protected]>
|
|
|
|
|
|
|
|
Signed-off-by: Zixun LI <[email protected]>
|