summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2019-03-21more with mynewthathach
2019-03-21update osal for mynewthathach
2019-03-20clean uphathach
2019-03-20clean uphathach
2019-03-20migrate license from BSD 3 clause to MIThathach
2019-03-20clean uphathach
2019-03-17stm32 update fifo in commenthathach
2019-03-15stm32 update TX Fifo for edpt IN, both CDC + MSC work greathathach
2019-03-13dcd_set_address include status response, usbd control stall both control in a...hathach
2019-03-13update stm32 dcd stall control endpointhathach
2019-03-05Merge branch 'master' into stm32f4hathach
2019-03-04follow up to PR #39hathach
2019-03-03Fixes #33: Remove invalid use of strncpy().Gregory P. Smith
2019-02-27stm32f4: Refactor IN and OUT endpoint interrupt handling into their own funct...William D. Jones
2019-02-27stm32f4: Refactor RX FIFO read into its own function; remove RXFLVLWilliam D. Jones
2019-02-27Move all paths using "stm" to "st" subdirectories, update config.mk.William D. Jones
2019-02-22mscd: send scsi status before invoke read10/write10/scsi complete callbackhathach
2019-02-20Fix write protected MSC. The bits were flipped.Scott Shawcroft
2019-02-14stm32f4: Clarify comments and disable OTGINT; fixes stack reset onWilliam D. Jones
2019-02-08stm32f4: Implement STALL logic for endpoints.William D. Jones
2019-02-08stm32f4: Do some comment/dead code (per 6048a3b) cleanups.William D. Jones
2019-02-08Clarify receive_packet comment, add SOF handling.William D. Jones
2019-02-07stm32f4: Add for-loop guard for transmit_packet xfers < 4 chars.William D. Jones
2019-02-07stm32f4: Fix bad implementation of receive_packet function.William D. Jones
2019-02-07stm32f4: Make sure interrupts enabled for non-zero endpoints.William D. Jones
2019-02-05stm32f4: Implement dcd_edpt_busy. Don't set EPENA for activated endpoints.William D. Jones
2019-02-04stm32f4: Ensure endpoints enabled properly, using correct FIFOs.William D. Jones
2019-01-30stm32f4: Implement dcd_edpt_open.William D. Jones
2019-01-30stm32f4: Handle only one setup packet at a time as a workaround. DeviceWilliam D. Jones
2019-01-30stm32f4: Implement dcd_set_address.William D. Jones
2019-01-30Small cleanups (remove inaccurate comment, set EP0 max size based on speed).William D. Jones
2019-01-30Properly schedule OUT xfers on a packet basis.William D. Jones
2019-01-30stm32f4: Add receive packet function.William D. Jones
2019-01-30stm32f4: Refactor packet transmit into subroutine.William D. Jones
2019-01-29nrf5x Let application decide USBD_IRQn priorityhathach
2019-01-29zero init internal class/device datahathach
2019-01-29add tusb_inited() API, check for inited() before running device/host taskhathach
2019-01-29clean uphathach
2019-01-24stm32f4: Clarify required FIFO sizes and observed behavior.William D. Jones
2019-01-24stm32f4: Start adding OUT interrupt handling, fix buffer sizes; RXFIFOWilliam D. Jones
2019-01-23fix #32hathach
2019-01-23stm32f4: Finish dcd_edpt_xfer implementation (OUT xfers not functional yet).William D. Jones
2019-01-23stm32f4: Remember to turn off TXFE when IN xfer is done; it notWilliam D. Jones
2019-01-23stm32f4: Fix FIFO write logic (requires 32 bit writes).William D. Jones
2019-01-23stm32f4: Properly set control endpoint max packet size.William D. Jones
2019-01-23stm32f4: Fix incorrect xfer length for short packet IN xfers.William D. Jones
2019-01-23stm32f4: Remove assumption that EP 0 is only control endpoint.William D. Jones
2019-01-22stm32f4: Implement interrupt handling for IN packets (first signs of life).William D. Jones
2019-01-22stm32f4: Start implementing dcd_edpt_xfer.William D. Jones
2019-01-21stm32f4: Remove some template commented code.William D. Jones