summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Collapse)Author
2020-08-03Implement dynamic FIFO RAM allocation according to configuration desc.Reinhard Panhuber
2020-07-27Implement dynamic reallocation of RX and TX fifos for EP0.Reinhard Panhuber
Tested with EP0 size 8/16/32/64.
2020-07-26add 'set_EP0_max_pkt_size(...)' and fix EP0 size to 64 bytes after resetReinhard Panhuber
2020-07-25Fix structure definition audio_control_range_X_n_tReinhard Panhuber
2020-07-25Merge remote-tracking branch 'upstream/master' into uac2Reinhard Panhuber
2020-07-25Get and set requests workReinhard Panhuber
2020-07-23example to call tud_init() after freeRTOS kernel is startedhathach
add note for usb init when using with RTOS
2020-07-23fix samd21 race condition with setup packethathach
reproduced with Adafruit_TinyUSB_ArduinoCore port commit 11d669b4d2a40eb2fc5e51b2a9707a6de9d42363 and SAMD BSP 1.6.1
2020-07-21Merge pull request #469 from hathach/followup-pr466-pr468Ha Thach
Followup pr466 pr468
2020-07-21follow up to pr468hathach
2020-07-21Merge pull request #466 from chang196700/feature/string_desc_msosHa Thach
Remove 0xEE index string if statement & change TU_ASSERT to TU_VERIFY
2020-07-20Make definition of CFG_TUD_AUDIO_CTRL_BUF_SIZE mandatoryReinhard Panhuber
2020-07-20Implement control EP0 buffer and get rid of CFG_TUD_AUDIO_USE_TX_FIFOReinhard Panhuber
2020-07-20FreeRTOS: Yield from ISR to notify the USB taskme-no-dev
If we do not yeld in ISR when we write to queue/give semaphore, the scheduler will not know of the change and will not check the queue untill the next OS tick. This change causes the task to be called immediately and makes communication many times faster.
2020-07-19Remove 0xEE index string if statement & change TU_ASSERT to TU_VERIFYChang Feng
Signed-off-by: Chang Feng <[email protected]>
2020-07-19Implement all missing A.17 control selectorsReinhard Panhuber
2020-07-18Add A.17.4 - Terminal Control SelectorsReinhard Panhuber
2020-07-17add new name warning to cdc and midi (skip msc, hid warning for now)hathach
2020-07-17update actual link speed for spresensehathach
2020-07-17Intermediate commit.Reinhard Panhuber
2020-07-16update link speed detection for nuc505hathach
2020-07-16dcd tdi report link speed on resethathach
2020-07-16rename CFG_TUD_MSC_BUFSIZE to CFG_TUD_MSC_EP_BUFSIZEhathach
rename CFG_TUD_HID_BUFSIZE to CFG_TUD_HID_EP_BUFSIZE
2020-07-16add fs & hs config for cdc_msc_freertos, midi_test, msc_dual_lunhathach
2020-07-16add tud_speed_get()hathach
- define both fs and hs configuration descriptor - rename CFG_TUD_CDC_EPSIZE to CFG_TUD_CDC_EP_BUFSIZE with default size of 64 for FS, and 512 for HS
2020-07-10Improve comment on CDC tud_cdc_write_available()Craig Hutchinson
Fixes #460
2020-07-10Merge pull request #456 from me-no-dev/esp32-s2-epin-toHa Thach
ESP32-S2: Detect EP IN Xfer Timeout
2020-07-08Merge pull request #447 from hathach/add-stm-hsHa Thach
Add support for STM32 OTG HS core
2020-07-08change REDUCE_SPEED=0/1 to explicitly SPEED=high/fullhathach
update readme, boards.md to add link to new stm boards
2020-07-05Merge pull request #457 from UweBonnes/add-stm-hsHa Thach
Add stm hs
2020-07-03STM32/OTG_HS: Allow OTG_HS port to run at FS speed.Uwe Bonnes
Add "REDUCE_SPEED=1" to the compile options.
2020-07-03update per reviewhathach
2020-07-03fix NVIC disable typohathach
2020-07-02ESP32-S2: Detect EP IN Xfer Timeoutme-no-dev
In some rare ocasions (bad cable, noise, etc.) data transfer might timeout and hang the endpoint, unless the interrupt flag is cleared. This pull request targets to solve that case.
2020-07-02correct HSE_VALUE in hal_confhathach
- although it is define in CFLAGS, it is worth to correct to be consistent with other build - extract set_speed()
2020-07-02change default port some stm bsphathach
- f769disco default port is highspeed port1 - remove PORT0 on stlink since the board only populated HS connector
2020-07-02clean uphathach
2020-07-01Merge branch 'add-stm-hs' of github.com:hathach/tinyusb into add-stm-hshathach
2020-07-01st/synopsys/dcd_synopsys.c: Remove USBC PHY PLL stabilization delay for nowUwe Bonnes
While the ST code has a 2 ms stabilization delay for the USBC PHY PLL, running without this delay showed no problem for at leat 10 USB un/replug cycles. Observe for problems!
2020-07-01only set turnaround in reset completehathach
2020-07-01correctly set turn around according to cpu clockhathach
help to run with low speed mcu
2020-07-01Merge branch 'master' into add-stm-hshathach
2020-07-01clean up codehathach
2020-07-01Merge pull request #452 from hathach/fix-dfu-rtHa Thach
Fix dfu rt
2020-07-01fix dfu-rt to response to SET_INTERFACE and DFU_GETSTATUShathach
fix #450
2020-06-30Clear ep0_pending if rx short packetJan Dümpelmann
2020-06-30Fix receiving of short packet data (ep out)Jan Dümpelmann
2020-06-30stm32f723disco: USB HS enumerates.Uwe Bonnes
2020-06-30dcd_synopsys: Handle HS and FS IP in one deviceUwe Bonnes
FIXME: Allow run-time selection to allow to handle both HS and FS with one file F746 HS port enumerates with error config 1 interface 2 altsetting 0 bulk endpoint 0x3 has invalid maxpacket 64
2020-06-30Merge branch 'master' into add-stm-hshathach
generated by cgit v1.3.1 (git 2.54.0) at 2026-08-29 19:45:12 +0000