<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/cpu/arm_cortexa8/omap3/cache.S, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/cpu/arm_cortexa8/omap3/cache.S?h=master</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/cpu/arm_cortexa8/omap3/cache.S?h=master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2010-07-05T23:59:55Z</updated>
<entry>
<title>ARM: Rename arch/arm/cpu/arm_cortexa8 to armv7</title>
<updated>2010-07-05T23:59:55Z</updated>
<author>
<name>Steve Sakoman</name>
<email>steve@sakoman.com</email>
</author>
<published>2010-06-18T04:50:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f56348af5d255f6dc2a8bcd7d798ab5edf8fba25'/>
<id>urn:sha1:f56348af5d255f6dc2a8bcd7d798ab5edf8fba25</id>
<content type='text'>
The purpose of this patch is to prepare for adding the OMAP4 architecture, which is Cortex A9

Cortex A8 and A9 both belong to the armv7 architecture, hence the name change.

The two architectures are similar enough that substantial code can be shared.

Signed-off-by: Aneesh V &lt;aneesh@ti.com&gt;
Signed-off-by: Steve Sakoman &lt;steve@sakoman.com&gt;
Signed-off-by: Sandeep Paulraj &lt;s-paulraj@ti.com&gt;
</content>
</entry>
<entry>
<title>arch/arm/cpu/arm_cortexa8/omap3/cache.S: make build with older tools</title>
<updated>2010-06-18T14:01:07Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2010-06-18T13:55:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cd040a4953e55efe89dc3af4acf0302d5923026f'/>
<id>urn:sha1:cd040a4953e55efe89dc3af4acf0302d5923026f</id>
<content type='text'>
The push / pop instructions used in this file are available only with
more recent tool chains:

cache.S: Assembler messages:
cache.S:133: Error: bad instruction `push {r0,r1,r2,lr}'
cache.S:160: Error: bad instruction `pop {r1,r2,r3,pc}'
cache.S:164: Error: bad instruction `push {r0,r1,r2,lr}'
cache.S:191: Error: bad instruction `pop {r1,r2,r3,pc}'

Change push/pop into stmfd/ldmfd instructions to support older
versions of binutils as well.

I verified that the modified source code generates exactly the same
binary code.

Signed-off-by: Wolfgang Denk &lt;wd@denx.de&gt;
Cc: Sandeep Paulraj &lt;s-paulraj@ti.com&gt;
Cc: Tom Rix &lt;tom@bumblecow.com&gt;
</content>
</entry>
<entry>
<title>arm: Move cpu/$CPU to arch/arm/cpu/$CPU</title>
<updated>2010-04-13T07:13:24Z</updated>
<author>
<name>Peter Tyser</name>
<email>ptyser@xes-inc.com</email>
</author>
<published>2010-04-13T03:28:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=84ad688473bec2875e171b71040eb9e033c6c206'/>
<id>urn:sha1:84ad688473bec2875e171b71040eb9e033c6c206</id>
<content type='text'>
Signed-off-by: Peter Tyser &lt;ptyser@xes-inc.com&gt;
</content>
</entry>
</feed>
