<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/cpu/armv7, branch v2011.12</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/cpu/armv7?h=v2011.12</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/cpu/armv7?h=v2011.12'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2011-12-21T19:36:22Z</updated>
<entry>
<title>arm: Tegra: fix undefined instruction hang immediately after reset</title>
<updated>2011-12-21T19:36:22Z</updated>
<author>
<name>Tom Warren</name>
<email>twarren.nvidia@gmail.com</email>
</author>
<published>2011-12-06T13:00:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e2132c29d8f445185bd87a7aeb297a285e0d9bfe'/>
<id>urn:sha1:e2132c29d8f445185bd87a7aeb297a285e0d9bfe</id>
<content type='text'>
commit 0d479b53 (Aneesh V) added code for OMAP4 that doesn't
execute on Tegra, due to the AVP (ARM7TDI) not having a CP15.
Result was an undefined instruction hang just after reset.

Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
Cc: Albert Aribaud &lt;albert.u.boot@aribaud.net&gt;
Cc: Tom Rini &lt;trini@ti.com&gt;
Acked-by: Aneesh V &lt;aneesh@ti.com&gt;
</content>
</entry>
<entry>
<title>USB: MX5: add helper functions to enable USB clocks</title>
<updated>2011-12-11T13:49:25Z</updated>
<author>
<name>Wolfgang Grandegger</name>
<email>wg@denx.de</email>
</author>
<published>2011-11-11T13:03:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5d2947a3fc8d130cfa39fccdefb87082abbf0e9b'/>
<id>urn:sha1:5d2947a3fc8d130cfa39fccdefb87082abbf0e9b</id>
<content type='text'>
Signed-off-by: Wolfgang Grandegger &lt;wg@denx.de&gt;
Cc: Stefano Babic &lt;sbabic@denx.de&gt;
Cc: Remy Bohmer &lt;linux@bohmer.net&gt;
Cc: Wolfgang Grandegger &lt;wg@denx.de&gt;
Cc: Jason Liu &lt;r64343@freescale.com&gt;

V2: Fix spacing in crm_regs.h
</content>
</entry>
<entry>
<title>i.mx: add the initial support for freescale i.MX6Q processor</title>
<updated>2011-12-09T16:30:10Z</updated>
<author>
<name>Jason Liu</name>
<email>jason.hui@linaro.org</email>
</author>
<published>2011-11-25T00:18:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=23608e23fd657577602f5c202a2f2ef8fb1b1b18'/>
<id>urn:sha1:23608e23fd657577602f5c202a2f2ef8fb1b1b18</id>
<content type='text'>
i.MX6Q is freescale quad core processors with ARM cortex_a9 complex.
This patch is to add the initial support for this processor.

Signed-off-by: Jason Liu &lt;jason.hui@linaro.org&gt;
Cc:Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>i.mx: introduce the armv7/imx-common folder</title>
<updated>2011-12-09T16:30:10Z</updated>
<author>
<name>Jason Liu</name>
<email>jason.hui@linaro.org</email>
</author>
<published>2011-11-25T00:18:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=18936ee2ad8bf92f8219026b6b93fdcf58baeb61'/>
<id>urn:sha1:18936ee2ad8bf92f8219026b6b93fdcf58baeb61</id>
<content type='text'>
In order to support the coming MX6 platform and to reducde
the duplicated code, we had better move some common files
or functions to the imx-common folder for sharing.

This patch does the following:
- move speed.c file from armv7/mx5/speed.c to armv7/imx-common/speed.c
- move armv7/mx5/timer.c to armv7/imx-common/timer.c, no any new feature
  added but just fix the checkpatch errors in the old file and remove
  the CONFIG_SYS_MX5_CLK32 reference in the file
- create one new file cpu.c file to store the common function with i.mx5/6

Signed-off-by: Jason Liu &lt;jason.hui@linaro.org&gt;
Cc:Stefano Babic &lt;sbabic@denx.de&gt;
Acked-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>S5PC2XX: Rename S5pc2XX to exynos</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Chander Kashyap</name>
<email>chander.kashyap@linaro.org</email>
</author>
<published>2011-12-06T23:34:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=393cb36199d337c8554cc8dfc853f5f405f4742b'/>
<id>urn:sha1:393cb36199d337c8554cc8dfc853f5f405f4742b</id>
<content type='text'>
As per new naming convention for Samsung SoC's, all Cortex-A9 and Cortex-A15
based SoC's will be classified under the name Exynos. Cortex-A9 and Cortex-A15
based SoC's will be sub-classified as Exynos4 and Exynos5 respectively.

In order to better adapt and reuse code across various upcoming Samsung Exynos
based boards, all uses of s5pc210 prefix/suffix/directory-names are renamed in
this patch. s5pc210 is renamed as exynos4210 and S5PC210/s5pc210 suffix/prefix
are renamed as exynos4/EXYNOS4.

Signed-off-by: Chander Kashyap &lt;chander.kashyap@linaro.org&gt;
Signed-off-by: Minkyu Kang &lt;mk7.kang@samsung.com&gt;
</content>
</entry>
<entry>
<title>tegra2: Don't use board pointer before it is set up</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2011-11-05T03:56:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7f8c070ff99aadf153cd90cd0ec1987e8c2ebbe1'/>
<id>urn:sha1:7f8c070ff99aadf153cd90cd0ec1987e8c2ebbe1</id>
<content type='text'>
In board_init_f() the gd-&gt;bd pointer is not valid when dram_init() is called.
This only avoids dying because DRAM is at zero on Tegra2. The common ARM
routine sets up the banks in the same way anyway, so we can just remove this
code.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>tegra2: Remove unneeded 'dynamic ram size' message</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2011-11-05T03:56:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e81cdc03505737914dfcf99b9f47292e7174c7bf'/>
<id>urn:sha1:e81cdc03505737914dfcf99b9f47292e7174c7bf</id>
<content type='text'>
This message is not required, since it is followed by an 'official' U-Boot
message.

U-Boot 2011.03-00048-gd7cb0d3 (May 11 2011 - 17:17:23)

TEGRA2
Board: NVIDIA Seaboard
dynamic ram_size = 1073741824
DRAM:  1 GiB

becomes:

TEGRA2
Board: NVIDIA Seaboard
DRAM:  1 GiB

This is a separate commit since it changes behavior.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>tegra2: Remove unneeded boot code</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2011-11-05T03:56:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e75119d27838cab20c71605369baff2bfdbd4b0c'/>
<id>urn:sha1:e75119d27838cab20c71605369baff2bfdbd4b0c</id>
<content type='text'>
Since we have cache support built in we can remove Tegra's existing cache
initialization code amd other related dead code.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>arm: Move CP15 init out of cpu_init_crit()</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2011-11-05T03:56:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=80433c9ac6fd3bd0fe1707a04d9668db4aba1dde'/>
<id>urn:sha1:80433c9ac6fd3bd0fe1707a04d9668db4aba1dde</id>
<content type='text'>
Some SOCs have do not start up with their 'main' CPU. The first U-Boot
code may then be executed with a CPU which does not have a CP15, or not a
useful one.

Here we split the initialization of CP15 into a separate call, which can
be performed later if required.

Once the main CPU is running, you should call cpu_init_cp15() to perform
this init as early as possible.

Existing ARMv7 boards which define CONFIG_SKIP_LOWLEVEL_INIT should not
need to change, this CP15 init is still skipped in that case. The only
impact for these boards is that the cpu_init_cp15() will be available
even if it is never used on these boards.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>tegra2: Simplify tegra_start() boot path</title>
<updated>2011-12-09T16:30:09Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2011-11-05T03:56:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=210576fc5e5d323c8039f95c7b5b2c7512a550e4'/>
<id>urn:sha1:210576fc5e5d323c8039f95c7b5b2c7512a550e4</id>
<content type='text'>
The Tegra2 boot path is more complicated than it needs to be. Since we want
to move to building most of U-Boot with ARMv7 and only a small part with
ARMv4T (for AVP) it should be as simple as possible.

This makes tegra2_start() into a simple function which either does AVP
init or A9 init depending on which core is running it. Both cores now
following the same init path, beginning at _start, and the special Tegra2
boot path code is no longer required.

Only two files need to be built for ARMv4T, and this is handled in the
Tegra2 CPU Makefile.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
</feed>
