<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/dts, branch v2016.05</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/dts?h=v2016.05</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/dts?h=v2016.05'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2016-05-06T16:41:49Z</updated>
<entry>
<title>ARM: socfpga: Disable USB OC protection on SoCrates</title>
<updated>2016-05-06T16:41:49Z</updated>
<author>
<name>Marek Vasut</name>
<email>marex@denx.de</email>
</author>
<published>2016-04-27T13:07:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=268da813c7f963c8318778de99be382d6b51055d'/>
<id>urn:sha1:268da813c7f963c8318778de99be382d6b51055d</id>
<content type='text'>
This is mandatory, otherwise the USB does not work.

Signed-off-by: Marek Vasut &lt;marex@denx.de&gt;
Cc: Stefan Roese &lt;sr@denx.de&gt;
Cc: Dinh Nguyen &lt;dinguyen@kernel.org&gt;
</content>
</entry>
<entry>
<title>ARM: hisilicon: hikey: dts: Add pl011 additional clock binding.</title>
<updated>2016-04-25T19:10:34Z</updated>
<author>
<name>Peter Griffin</name>
<email>peter.griffin@linaro.org</email>
</author>
<published>2016-04-20T16:14:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7e4902d47933eeeadb2eb5505683ffafa96691b7'/>
<id>urn:sha1:7e4902d47933eeeadb2eb5505683ffafa96691b7</id>
<content type='text'>
This is a binding which only exists in U-Boot, but is
required to get working serial in U-Boot.

Signed-off-by: Peter Griffin &lt;peter.griffin@linaro.org&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: hisilicon: hikey: Enable OF_CONTROL for hikey board.</title>
<updated>2016-04-25T19:10:34Z</updated>
<author>
<name>Peter Griffin</name>
<email>peter.griffin@linaro.org</email>
</author>
<published>2016-04-20T16:13:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cd593ed6999970cc705571332f0f3be7e40d1a96'/>
<id>urn:sha1:cd593ed6999970cc705571332f0f3be7e40d1a96</id>
<content type='text'>
Currently only the serial pl01x driver is using DT,
and the other drivers still use platform data but
as more DT lands in the upstream kernel the aim is
to migrate the other drivers over to DT as well to
have a fully DT configured hikey u-boot.

Signed-off-by: Peter Griffin &lt;peter.griffin@linaro.org&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: hisilicon: hikey: Add hikey &amp; hi6220 dts from v4.6-rc3.</title>
<updated>2016-04-25T19:10:31Z</updated>
<author>
<name>Peter Griffin</name>
<email>peter.griffin@linaro.org</email>
</author>
<published>2016-04-20T16:13:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9122109ad75ebf7ac2380ddd5d49b981899c9a67'/>
<id>urn:sha1:9122109ad75ebf7ac2380ddd5d49b981899c9a67</id>
<content type='text'>
Import the upstream kernel dts into U-Boot. Currently
only serial is supported, but a lot more DT changes are
queued for v4.7.

Signed-off-by: Peter Griffin &lt;peter.griffin@linaro.org&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: dts: uniphier: add SD controller node for PH1-LD20</title>
<updated>2016-04-24T00:54:10Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-04-21T05:43:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3d970876db14ca81b8fc66803f4473e719ad1350'/>
<id>urn:sha1:3d970876db14ca81b8fc66803f4473e719ad1350</id>
<content type='text'>
PH1-LD20 does not support 1.8V signaling for SD card; only Default
Speed and High Speed (up to 50MHz) with 3.3V signaling is supported.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>ARM: dts: uniphier: move aliases node up to satisfy fdtgrep</title>
<updated>2016-04-24T00:53:56Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-04-21T05:43:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6c64d50e47cbb9f68f53cc67f178d1a09f63b369'/>
<id>urn:sha1:6c64d50e47cbb9f68f53cc67f178d1a09f63b369</id>
<content type='text'>
Currently, fdtgrep would not accept uniphier-ph1-ld20-ref.dtb
and uniphier-ph1-ld11-ref.dtb unless the aliases node comes
the first in the root node.

$ make -s uniphier_pxs2_ld6b_defconfig
$ make CROSS_COMPILE=arm-linux-gnueabi- DEVICE_TREE=uniphier-ph1-ld20-ref
  [snip]
  LDS     spl/u-boot-spl.lds
  LD      spl/u-boot-spl
  OBJCOPY spl/u-boot-spl-nodtb.bin
  FDTGREP spl/u-boot-spl.dtb
Error at 'fdt_find_regions': FDT_ERR_BADLAYOUT
/aliases node must come before all other nodes
Error: FDT_ERR_BADMAGIC
make[1]: *** [spl/u-boot-spl.dtb] Error 1
make: *** [spl/u-boot-spl] Error 2

This commit moves the aliases node as the error message from the
fdtgrep tool suggests, although this requirement does not sound
reasonable to me.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>ARM: dts: uniphier: use Ref Daughter board on PH1-LD20 Ref board</title>
<updated>2016-04-24T00:53:56Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-04-21T05:43:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1222addb3f7077309c5fc13b75bf7d1f40bec549'/>
<id>urn:sha1:1222addb3f7077309c5fc13b75bf7d1f40bec549</id>
<content type='text'>
This makes the EEPROM device on the Reference Daughter board
available.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'master' of git://git.denx.de/u-boot-socfpga</title>
<updated>2016-04-20T13:23:42Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2016-04-20T13:23:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ec3ab3f9b5c75b5a11f8f6f52951fa8dd45990be'/>
<id>urn:sha1:ec3ab3f9b5c75b5a11f8f6f52951fa8dd45990be</id>
<content type='text'>
</content>
</entry>
<entry>
<title>arm: socfpga: socrates: Add eth0 alias to enable ethernet</title>
<updated>2016-04-20T09:28:45Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2016-04-18T12:22:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=43809cfa1baefb90958a17fa0d1ec67f6f9edaac'/>
<id>urn:sha1:43809cfa1baefb90958a17fa0d1ec67f6f9edaac</id>
<content type='text'>
This enables full ethernet usage, including U-Boot to write the board
specific MAC address (ethaddr) into the DT blob before passing it to
Linux.

Without this, the ethaddr is not detected in U-Boot at all, resulting
in this error upon bootup:

...
Model: EBV SOCrates
Net:
Error: ethernet@ff702000 address not set.
No ethernet found.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Marek Vasut &lt;marex@denx.de&gt;
Cc: Dinh Nguyen &lt;dinguyen@opensource.altera.com&gt;
Cc: Chin Liang See &lt;clsee@altera.com&gt;
</content>
</entry>
<entry>
<title>arm: socfpga: Fix typos in DT files (environmnet -&gt; environment)</title>
<updated>2016-04-20T09:28:45Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2016-04-18T12:22:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=84f841c5b973d9f69e9fe3574ee37926c7914432'/>
<id>urn:sha1:84f841c5b973d9f69e9fe3574ee37926c7914432</id>
<content type='text'>
Fix a small typo in some of the SoCFPGA dts files that has spread via
copy-and-paste.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Marek Vasut &lt;marex@denx.de&gt;
Cc: Dinh Nguyen &lt;dinguyen@opensource.altera.com&gt;
Cc: Chin Liang See &lt;clsee@altera.com&gt;
</content>
</entry>
</feed>
