<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/include/asm/arch-imx9/clock.h, branch main</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/arch-imx9/clock.h?h=main</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/arch-imx9/clock.h?h=main'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2025-09-21T12:08:50Z</updated>
<entry>
<title>arm: imx9: Fix LPCG number in ccm_reg structure</title>
<updated>2025-09-21T12:08:50Z</updated>
<author>
<name>Ye Li</name>
<email>ye.li@nxp.com</email>
</author>
<published>2025-09-19T06:58:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2d7a6f19bbbc0f5eaff79b50497a1b4af1717432'/>
<id>urn:sha1:2d7a6f19bbbc0f5eaff79b50497a1b4af1717432</id>
<content type='text'>
The LPCG number on iMX93 and iMX91 is 127 not 122. The wrong
value is used in ccm_reg structure and Coverity reports several
issues as out-of-bounds write.

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Reviewed-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx9: scmi: add i.MX95 SoC and clock related code</title>
<updated>2025-05-03T19:55:32Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2025-04-28T10:37:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0bd99a1dd2d3b647c82b6b04891f389b3e7799e5'/>
<id>urn:sha1:0bd99a1dd2d3b647c82b6b04891f389b3e7799e5</id>
<content type='text'>
This patch adds i.MX95 SoC and clock related code. Because they are
based on SCMI, put them in the scmi subfolder.

Signed-off-by: Alice Guo &lt;alice.guo@nxp.com&gt;
Signed-off-by: Frank Li &lt;Frank.Li@nxp.com&gt;
Signed-off-by: Ji Luo &lt;ji.luo@nxp.com&gt;
Signed-off-by: Jindong Yue &lt;jindong.yue@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Signed-off-by: Ranjani Vaidyanathan &lt;ranjani.vaidyanathan@nxp.com&gt;
Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: Add iMX91 support</title>
<updated>2024-12-07T12:07:04Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2024-12-03T15:42:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a9d562daa3c35ee992f3f394581e80e145da4933'/>
<id>urn:sha1:a9d562daa3c35ee992f3f394581e80e145da4933</id>
<content type='text'>
iMX91 is reduced part from iMX93 with part number: i.MX9131/11/01
It removed A55_1, M33, MIPI DSI, LVDS, etc.

i.MX9131:
  - Support 2.4GT/s DDR and HWFFC at 1.2GT/s
i.MX9121:
  - A55 at 800Mhz and DDR at 1600MTS, with low drive mode.
i.MX9111:
  - Support 1.6GT/s DDR and HWFFC at 800MT/s
i.MX9101:
  - Support 800Mhz ARM clock
  - Support 1.6GT/s DDR and HWFFC at 800MT/s
  - No parallel display, eQOS, flexcan

Updated Clock/Container/CPU and etc for i.MX91

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx9: clock: Update clock init function and sequence</title>
<updated>2024-09-19T03:12:41Z</updated>
<author>
<name>Ye Li</name>
<email>ye.li@nxp.com</email>
</author>
<published>2024-09-19T04:01:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7872a986e5834bcc387788968e7f9f520f2cb140'/>
<id>urn:sha1:7872a986e5834bcc387788968e7f9f520f2cb140</id>
<content type='text'>
Since we use SPEED GRADE fuse to set A55 frequency, remove the
set_arm_core_low_drive_clk function which has hard coded frequency.
And adjust clock_init called sequence and split it to early and late
functions.
Set the authen register in early function, because CCF driver checks
NS bit.
Set bus and core clock in late function, because the fuse read and
SoC type/rev depend on ELE.

Reviewed-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>Add imx93-var-som support</title>
<updated>2024-01-08T17:37:57Z</updated>
<author>
<name>Mathieu Othacehe</name>
<email>m.othacehe@gmail.com</email>
</author>
<published>2023-12-29T10:55:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=54e1aa236f7d934ea81d727fe27b6d05902643be'/>
<id>urn:sha1:54e1aa236f7d934ea81d727fe27b6d05902643be</id>
<content type='text'>
Add support for the Variscite VAR-SOM-IMX93 evaluation kit. The SoM
consists of an NXP iMX93 dual A55 CPU. The SoM is mounted on a Variscite
Symphony SBC.

Signed-off-by: Mathieu Othacehe &lt;m.othacehe@gmail.com&gt;
</content>
</entry>
<entry>
<title>imx9: simplify clk settings</title>
<updated>2023-05-21T14:54:40Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2023-04-28T04:08:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5d09fcf24d7a3126a177d24becb1d51ef36e6480'/>
<id>urn:sha1:5d09fcf24d7a3126a177d24becb1d51ef36e6480</id>
<content type='text'>
Simplify the clk root settings with an array

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: imx93_evk: Set ARM clock to 1.7Ghz</title>
<updated>2022-07-26T09:29:01Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2022-07-26T08:41:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=feaf8e0cf03ef030ed7ebd6db2fa7a1ad3be25d0'/>
<id>urn:sha1:feaf8e0cf03ef030ed7ebd6db2fa7a1ad3be25d0</id>
<content type='text'>
Set ARM clock to OD frequency 1.7Ghz, since we have set PMIC VDD_SOC
to Overdrive voltage 0.9V

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: imx9: clock: Add DDR clock support</title>
<updated>2022-07-26T09:29:01Z</updated>
<author>
<name>Ye Li</name>
<email>ye.li@nxp.com</email>
</author>
<published>2022-07-26T08:41:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e631185a20ab730603d7bb04378e98a83d337735'/>
<id>urn:sha1:e631185a20ab730603d7bb04378e98a83d337735</id>
<content type='text'>
Implement the DDR driver clock interfaces for set DDR rate and
bypass DDR PLL

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: imx9: Add CCM and clock API support</title>
<updated>2022-07-26T09:29:00Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2022-07-26T08:40:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f79c162668d6110226599b4706e21bae6924dae6'/>
<id>urn:sha1:f79c162668d6110226599b4706e21bae6924dae6</id>
<content type='text'>
Add clock API to support CCM root clock and LPCG setting
Set the CCM AUTHEN register to allow non-secure world to set
root clock and lpcg.

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>imx: add basic i.MX9 support</title>
<updated>2022-07-26T09:29:00Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2022-07-26T08:40:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=881df6ed84c965608292d4b0e44e53e4dc821b09'/>
<id>urn:sha1:881df6ed84c965608292d4b0e44e53e4dc821b09</id>
<content type='text'>
Add i.MX9 Kconfig and basic files for the new SoC

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
</feed>
