<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/include/asm/armv8, branch v2018.01</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/armv8?h=v2018.01</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/armv8?h=v2018.01'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-12-04T15:23:52Z</updated>
<entry>
<title>armv8: mmu: fix page table mapping</title>
<updated>2017-12-04T15:23:52Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2017-11-28T02:31:28Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=90351547ceeb76c1337757c51af0fb5a2c30bd02'/>
<id>urn:sha1:90351547ceeb76c1337757c51af0fb5a2c30bd02</id>
<content type='text'>
To page mapping the lowest 2 bits needs to be 0x3.
If not fix this, the final lowest 3 bits for page mapping is 0x1
which is marked as reserved.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>armv8: sec_firmware: Add support for loadables in FIT</title>
<updated>2017-10-27T15:47:14Z</updated>
<author>
<name>Sumit Garg</name>
<email>sumit.garg@nxp.com</email>
</author>
<published>2017-09-01T08:25:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9b3f40ad092ff2633eefa7e8a4a713f71c9cb8cb'/>
<id>urn:sha1:9b3f40ad092ff2633eefa7e8a4a713f71c9cb8cb</id>
<content type='text'>
Enable support for loadables in SEC firmware FIT image. Currently
support is added for single loadable image.

Brief description of implementation:
  Add two more address pointers (loadable_h, loadable_l) as arguments to
  sec_firmware_init() api.
  Create new api: sec_firmware_checks_copy_loadable() to check if loadables
  node is present in SEC firmware FIT image. If present, verify loadable
  image and copies it to secure DDR memory.
  Populate address pointers with secure DDR memory addresses where loadable
  is copied.

Example use-case could be trusted OS (tee.bin) as loadables node in SEC
firmware FIT image.

Signed-off-by: Sumit Garg &lt;sumit.garg@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>armv8: mmu: add space around operator</title>
<updated>2017-09-12T22:00:09Z</updated>
<author>
<name>Andy Yan</name>
<email>andy.yan@rock-chips.com</email>
</author>
<published>2017-08-17T07:55:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=347e30e1720ea6c0231f81d278b076a39280a314'/>
<id>urn:sha1:347e30e1720ea6c0231f81d278b076a39280a314</id>
<content type='text'>
Add space around operator "+", make it
match the coding style.

Signed-off-by: Andy Yan &lt;andy.yan@rock-chips.com&gt;
Reviewed-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>armv8: mmu: remove unused macro definition</title>
<updated>2017-09-12T22:00:08Z</updated>
<author>
<name>Andy Yan</name>
<email>andy.yan@rock-chips.com</email>
</author>
<published>2017-08-17T07:55:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4f84cb980fdc25d7735fe114021b4a84ea601b9f'/>
<id>urn:sha1:4f84cb980fdc25d7735fe114021b4a84ea601b9f</id>
<content type='text'>
Macro VA_BITS and PTE_BLOCK_BITS are not used
in the code, so remove them.

Signed-off-by: Andy Yan &lt;andy.yan@rock-chips.com&gt;
Reviewed-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>ARMv8/sec_firmware : Update chosen/kaslr-seed with random number</title>
<updated>2017-08-26T18:56:11Z</updated>
<author>
<name>Ruchika Gupta</name>
<email>ruchika.gupta@nxp.com</email>
</author>
<published>2017-08-16T10:28:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a797f274d7ae806d84b9ececf71f043ca6c1502a'/>
<id>urn:sha1:a797f274d7ae806d84b9ececf71f043ca6c1502a</id>
<content type='text'>
kASLR support in kernel requires a random number to be passed via
chosen/kaslr-seed propert. sec_firmware generates this random seed
which can then be passed in the device tree node.

sec_firmware reserves JR3 for it's own usage. Node for JR3 is
removed from device-tree.

Signed-off-by: Ruchika Gupta &lt;ruchika.gupta@nxp.com&gt;
</content>
</entry>
<entry>
<title>arm: psci: make psci usable on single core socs</title>
<updated>2017-04-24T16:07:12Z</updated>
<author>
<name>Yuantian Tang</name>
<email>andy.tang@nxp.com</email>
</author>
<published>2017-04-19T05:27:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=026f30ec3e846edb85b5df8265d8cad098184be6'/>
<id>urn:sha1:026f30ec3e846edb85b5df8265d8cad098184be6</id>
<content type='text'>
PSCI can be used on both multiple and single core socs. Current
implementation only allows PSCI to work on multiple core socs.
This patch removes this restriction so that PSCI can work on
single core socs as well.

Signed-off-by: Chenhui Zhao &lt;chenhui.zhao@nxp.com&gt;
Signed-off-by: Tang Yuantian &lt;andy.tang@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>fsl-layerscape/ppa: cleanup ppa.h</title>
<updated>2017-03-28T15:59:47Z</updated>
<author>
<name>Hou Zhiqiang</name>
<email>Zhiqiang.Hou@nxp.com</email>
</author>
<published>2017-02-06T03:27:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9e052d975058cd01c1421c4beb9ddd387dd525da'/>
<id>urn:sha1:9e052d975058cd01c1421c4beb9ddd387dd525da</id>
<content type='text'>
Moved the ifdef into ppa.h and removed the duplicated macros.

Signed-off-by: Hou Zhiqiang &lt;Zhiqiang.Hou@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>armv8: mmu: Add a function to change mapping attributes</title>
<updated>2017-03-14T15:44:03Z</updated>
<author>
<name>York Sun</name>
<email>york.sun@nxp.com</email>
</author>
<published>2017-03-06T17:02:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7f9b9f318ff152bd8d2e8b573708e2bdc088c1b1'/>
<id>urn:sha1:7f9b9f318ff152bd8d2e8b573708e2bdc088c1b1</id>
<content type='text'>
Function mmu_change_region_attr() is added to change existing mapping
with updated PXN, UXN and memory type. This is a break-before-make
process during which the mapping becomes fault (invalid) before final
attributres are set.

Signed-off-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>Merge git://git.denx.de/u-boot-fsl-qoriq</title>
<updated>2017-01-19T17:22:23Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-01-19T17:22:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0675f992dbf4a785a05a1baf149c2bce6aa5fe90'/>
<id>urn:sha1:0675f992dbf4a785a05a1baf149c2bce6aa5fe90</id>
<content type='text'>
</content>
</entry>
<entry>
<title>ARMv8/sec_firmware: relocated and renamed the config FSL_PPA_ARMV8_PSCI</title>
<updated>2017-01-18T17:39:51Z</updated>
<author>
<name>Hou Zhiqiang</name>
<email>Zhiqiang.Hou@nxp.com</email>
</author>
<published>2017-01-16T09:31:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=daa926448c95ae758400737d87fad288ec7077e2'/>
<id>urn:sha1:daa926448c95ae758400737d87fad288ec7077e2</id>
<content type='text'>
Moved the config FSL_PPA_ARMV8_PSCI from fsl-layerscape's Kconfig to
Kconfig under armv8 and renamed it to SEC_FIRMWARE_ARMV8_PSCI.

Signed-off-by: Hou Zhiqiang &lt;Zhiqiang.Hou@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
</feed>
