<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/include/asm/system.h, branch v2020.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/system.h?h=v2020.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include/asm/system.h?h=v2020.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-06-02T21:27:04Z</updated>
<entry>
<title>ARM: add psci_arch_init() declaration for CONFIG_ARMV7_PSCI</title>
<updated>2020-06-02T21:27:04Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2020-05-20T02:43:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9f8aa0fbee40b66ceeaab06d3a0ce9a7a7d692a7'/>
<id>urn:sha1:9f8aa0fbee40b66ceeaab06d3a0ce9a7a7d692a7</id>
<content type='text'>
arch/arm/include/asm/system.h declares psci_arch_init(), but it is
surrounded by #ifdef CONFIG_ARMV8_PSCI.

psci_arch_init() is called for CONFIG_ARMV7_PSCI too. Add the missing
function declaration.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>arm: Don't include common.h in header files</title>
<updated>2020-05-18T18:54:24Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-05-10T17:39:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c3dc39a2f85b16bf590789f7e283cd72275cd168'/>
<id>urn:sha1:c3dc39a2f85b16bf590789f7e283cd72275cd168</id>
<content type='text'>
It is bad practice to include common.h in other header files since it can
bring in any number of superfluous definitions. It implies that some C
files don't include it and thus may be missing CONFIG options that are set
up by that file. The C files should include these themselves.

Update some header files in arch/arm to drop this.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>arm: caches: add DCACHE_DEFAULT_OPTION</title>
<updated>2020-05-01T15:34:01Z</updated>
<author>
<name>Patrick Delaunay</name>
<email>patrick.delaunay@st.com</email>
</author>
<published>2020-04-24T18:20:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2e8d68e241b35d383a057b014287a756624a32bc'/>
<id>urn:sha1:2e8d68e241b35d383a057b014287a756624a32bc</id>
<content type='text'>
Add the new flags DCACHE_DEFAULT_OPTION to define the default
option to use according the compilation flags
CONFIG_SYS_ARM_CACHE_*.

This new compilation flag allows to simplify dram_bank_mmu_setup()
and can be used as third parameter (option=dcache option to select)
of mmu_set_region_dcache_behaviour function.

Signed-off-by: Patrick Delaunay &lt;patrick.delaunay@st.com&gt;
</content>
</entry>
<entry>
<title>arm: cpu: armv8: add support for arm psci reset2.</title>
<updated>2020-01-10T19:18:26Z</updated>
<author>
<name>Rajesh Ravi</name>
<email>rajesh.ravi@broadcom.com</email>
</author>
<published>2019-11-22T22:50:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=41acbc53f4bffc981ca84110ec169d3f181d84ca'/>
<id>urn:sha1:41acbc53f4bffc981ca84110ec169d3f181d84ca</id>
<content type='text'>
Current U-Boot has only support for psci reset.
Adding support for arm psci reset2 allows passing of reset level
and other platform sepcific parameters like strap settings
to lowlevel psci implementation.

Signed-off-by: Rajesh Ravi &lt;rajesh.ravi@broadcom.com&gt;
Signed-off-by: Vladimir Olovyannikov &lt;vladimir.olovyannikov@broadcom.com&gt;
</content>
</entry>
<entry>
<title>psci: Fix warnings when compiling with W=1</title>
<updated>2019-07-24T18:15:38Z</updated>
<author>
<name>Patrick Delaunay</name>
<email>patrick.delaunay@st.com</email>
</author>
<published>2019-07-22T12:19:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e21e3ffdd18b88a12d98f6ae985fd5d334b9cec9'/>
<id>urn:sha1:e21e3ffdd18b88a12d98f6ae985fd5d334b9cec9</id>
<content type='text'>
This patch solves the following warnings:
arch/arm/mach-stm32mp/psci.c:

warning: no previous prototype for ‘psci_set_state’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_arch_cpu_entry’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_features’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_version’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_affinity_info’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_migrate_info_type’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_cpu_on’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_cpu_off’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_system_reset’ [-Wmissing-prototypes]
warning: no previous prototype for ‘psci_system_off’ [-Wmissing-prototypes]

Signed-off-by: Patrick Delaunay &lt;patrick.delaunay@st.com&gt;
</content>
</entry>
<entry>
<title>ARMv8: Enable all asynchronous abort exceptions taken to EL3</title>
<updated>2018-11-16T18:34:33Z</updated>
<author>
<name>Chee Hong Ang</name>
<email>chee.hong.ang@intel.com</email>
</author>
<published>2018-08-20T17:57:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a7aab5bcb545950a25f1a9459a6c0acc7ac75b1e'/>
<id>urn:sha1:a7aab5bcb545950a25f1a9459a6c0acc7ac75b1e</id>
<content type='text'>
Allow EL3 to handle all the External Abort and SError interrupt
exception occur in all exception levels.

Signed-off-by: Chee Hong Ang &lt;chee.hong.ang@intel.com&gt;
</content>
</entry>
<entry>
<title>arm: v7: Kconfig: Rename CPU_V7 as CPU_V7A</title>
<updated>2018-05-07T19:53:24Z</updated>
<author>
<name>Lokesh Vutla</name>
<email>lokeshvutla@ti.com</email>
</author>
<published>2018-04-26T12:51:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=acf1500138bb6b0496fe09d6bffdf8eac3d6ecab'/>
<id>urn:sha1:acf1500138bb6b0496fe09d6bffdf8eac3d6ecab</id>
<content type='text'>
Currently CPU_V7 kconfig symbol supports only ARMv7A architectures under
armv7 folder. This led to a misconception of creating separate folders
for armv7m and armv7r. There is no reason to create separate folder for
other armv7 based architectures when it can co-exist with few Kconfig
symbols.

As a first step towards a common folder, rename CPU_V7 as CPUV7A. Later
separate Kconfig symbols can be added for CPU_V7R and CPU_V7M and
can co exist in the same folder.

Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
Tested-by: Michal Simek &lt;michal.simek@xilinx.com&gt;
Suggested-by: Alexander Graf &lt;agraf@suse.de&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
</content>
</entry>
<entry>
<title>arm: make save_boot_params_ret prototype visible for AArch64</title>
<updated>2017-11-21T22:57:22Z</updated>
<author>
<name>Philipp Tomsich</name>
<email>philipp.tomsich@theobroma-systems.com</email>
</author>
<published>2017-10-10T14:21:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7776cc011df4565ed6cf0be65d33ccf28c2fffab'/>
<id>urn:sha1:7776cc011df4565ed6cf0be65d33ccf28c2fffab</id>
<content type='text'>
The save_boot_params_ret() prototype (for those of us, that have a
valid SP on entry and can implement save_boot_params() in C), was
previously only defined for !defined(CONFIG_ARM64).

This moves the declaration to a common block to ensure the prototype
is available to everyone that might need it.

Signed-off-by: Philipp Tomsich &lt;philipp.tomsich@theobroma-systems.com&gt;
Tested-by: Andy Yan &lt;andy.yan@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>armv8: layerscape: Enable falcon boot</title>
<updated>2017-10-09T15:48:45Z</updated>
<author>
<name>York Sun</name>
<email>york.sun@nxp.com</email>
</author>
<published>2017-09-28T15:42:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=fb97b8621e6c44e7762bf6f7fd82d1b00519d4fd'/>
<id>urn:sha1:fb97b8621e6c44e7762bf6f7fd82d1b00519d4fd</id>
<content type='text'>
Add jump_to_image_linux() for arm64. Add "noreturn" flag to
armv8_switch_to_el2(). Add hooks to fsl-layerscape to enable falcon
boot.

Signed-off-by: York Sun &lt;york.sun@nxp.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Łukasz Majewski &lt;lukma@denx.de&gt;
Tested-by: Łukasz Majewski &lt;lukma@denx.de&gt;
</content>
</entry>
<entry>
<title>arm: Support cache invalidate</title>
<updated>2017-05-12T02:03:39Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2017-04-05T23:53:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6775a8208e3ac60f09b982c2d7b3258e0af86540'/>
<id>urn:sha1:6775a8208e3ac60f09b982c2d7b3258e0af86540</id>
<content type='text'>
At present there is not operation to invalidate a cache range. This seems
to be needed to fill out the cache operations. Add an implementation based
on the flush operation.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
</feed>
