<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/include, branch v2020.04</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include?h=v2020.04</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/include?h=v2020.04'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-04-03T20:05:46Z</updated>
<entry>
<title>Merge branch 'master' of https://gitlab.denx.de/u-boot/custodians/u-boot-tegra</title>
<updated>2020-04-03T20:05:46Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2020-04-03T20:05:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=60f1cc529ccc364e8374945a06ff2f7a2c54fb1e'/>
<id>urn:sha1:60f1cc529ccc364e8374945a06ff2f7a2c54fb1e</id>
<content type='text'>
- Add support for Jetson Nano, plus miscellaneous other fixes found
  during Nano bringup.
- Add Igor's update_uboot wrapper patches.
</content>
</entry>
<entry>
<title>mmc: t210: Fix 'bad' SD-card clock when doing 400KHz card detect</title>
<updated>2020-04-02T21:30:01Z</updated>
<author>
<name>Tom Warren</name>
<email>twarren@nvidia.com</email>
</author>
<published>2019-06-03T23:06:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a482f32992230d8bdae2caa72056ab7d9208d5f0'/>
<id>urn:sha1:a482f32992230d8bdae2caa72056ab7d9208d5f0</id>
<content type='text'>
According to the HW team, for some reason the normal clock select code
picks what appears to be a perfectly valid 375KHz SD card clock, based
on the CAR clock source and SDMMC1 controller register settings (CAR =
408MHz PLLP0 divided by 68 for 6MHz, then a SD Clock Control register
divisor of 16 = 375KHz). But the resulting SD card clock, as measured by
the HW team, is 700KHz, which is out-of-spec. So the WAR is to use the
values given in the TRM PLLP table to generate a 400KHz SD-clock (CAR
clock of 24.7MHz, SD Clock Control divisor of 62) only for SDMMC1 on
T210 when the requested clock is &lt;= 400KHz. Note that as far as I can
tell, the other requests for clocks in the Tegra MMC driver result in
valid SD clocks.

Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
Reviewed-by: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
</content>
</entry>
<entry>
<title>mmc: t210: Add autocal and tap/trim updates for SDMMC1/3</title>
<updated>2020-04-02T21:30:01Z</updated>
<author>
<name>Tom Warren</name>
<email>twarren@nvidia.com</email>
</author>
<published>2019-05-29T16:30:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5e965e814067e7539943bbaeb47d7bf9738a701b'/>
<id>urn:sha1:5e965e814067e7539943bbaeb47d7bf9738a701b</id>
<content type='text'>
As per the T210 TRM, when running at 3.3v, the SDMMC1 tap/trim and
autocal values need to be set to condition the signals correctly before
talking to the SD-card. This is the same as what's being done in CBoot,
but it gets reset when the SDMMC1 HW is soft-reset during SD driver
init, so needs to be repeated here. Also set autocal and tap/trim for
SDMMC3, although no T210 boards use it for SD-card at this time.

Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
Reviewed-by: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
</content>
</entry>
<entry>
<title>t210: do not enable PLLE and UPHY PLL HW PWRSEQ</title>
<updated>2020-04-02T21:30:01Z</updated>
<author>
<name>JC Kuo</name>
<email>jckuo@nvidia.com</email>
</author>
<published>2020-03-26T23:10:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d491dc09e4cfb7e513d3d6f448d811f1297753d9'/>
<id>urn:sha1:d491dc09e4cfb7e513d3d6f448d811f1297753d9</id>
<content type='text'>
This commit removes the programming sequence that enables PLLE and UPHY
PLL hardware power sequencers. Per TRM, boot software should enable PLLE
and UPHY PLLs in software controlled power-on state and should power
down PLL before jumping into kernel or the next stage boot software.

Adds call to board_cleanup_before_linux to facilitate this.

Signed-off-by: JC Kuo &lt;jckuo@nvidia.com&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
Acked-by: Stephen Warren &lt;swarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>video: rockchip: Fix vop modes for rk3399</title>
<updated>2020-04-02T13:47:35Z</updated>
<author>
<name>Jagan Teki</name>
<email>jagan@amarulasolutions.com</email>
</author>
<published>2020-04-02T11:41:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e67243f1a3afc1289f647c86642f067c1ab05498'/>
<id>urn:sha1:e67243f1a3afc1289f647c86642f067c1ab05498</id>
<content type='text'>
VOP display endpoint pipeline configuration differs
between rk3288 vs rk3399.

These VOP pipeline configuration depends on how the
different display interfaces connected in sequence to
IN and OUT ports like for,

RK3288:

vopb_out: port {
	#address-cells = &lt;1&gt;;
	#size-cells = &lt;0&gt;;
	vopb_out_edp: endpoint@0 {
		reg = &lt;0&gt;;
		remote-endpoint = &lt;&amp;edp_in_vopb&gt;;
	};
	vopb_out_hdmi: endpoint@1 {
		reg = &lt;1&gt;;
                remote-endpoint = &lt;&amp;hdmi_in_vopb&gt;;
        };
        vopb_out_lvds: endpoint@2 {
                reg = &lt;2&gt;;
                remote-endpoint = &lt;&amp;lvds_in_vopb&gt;;
        };
        vopb_out_mipi: endpoint@3 {
                reg = &lt;3&gt;;
                remote-endpoint = &lt;&amp;mipi_in_vopb&gt;;
        };
};

RK3399:

vopb_out: port {
         #address-cells = &lt;1&gt;;
         #size-cells = &lt;0&gt;;
         vopb_out_edp: endpoint@0 {
                reg = &lt;0&gt;;
                remote-endpoint = &lt;&amp;edp_in_vopb&gt;;
         };
         vopb_out_mipi: endpoint@1 {
                reg = &lt;1&gt;;
                remote-endpoint = &lt;&amp;mipi_in_vopb&gt;;
         };
         vopb_out_hdmi: endpoint@2 {
                reg = &lt;2&gt;;
                remote-endpoint = &lt;&amp;hdmi_in_vopb&gt;;
         };
         vopb_out_mipi1: endpoint@3 {
                reg = &lt;3&gt;;
                remote-endpoint = &lt;&amp;mipi1_in_vopb&gt;;
         };
         vopb_out_dp: endpoint@4 {
                reg = &lt;4&gt;;
                remote-endpoint = &lt;&amp;dp_in_vopb&gt;;
         };
};

here, HDMI interface has endpoint 1 in rk3288 and 2 in rk3399.

The rockchip vop driver often depends on this determined endpoint
number and stored in vop_mode. So based on this vop_mode the bpp
and pin polarity would configure on detected display interface.

Since, the existing driver using rk3288 vop mode settings enabling
the same will result wrong display interface configuration for rk3399.

Add the patch for fixing these vop modes for rk3399.

Signed-off-by: Jagan Teki &lt;jagan@amarulasolutions.com&gt;
Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
Tested-by: Peter Robinson &lt;pbrobinson@gmail.com&gt;
</content>
</entry>
<entry>
<title>dm: arm64: ls1046a: add i2c DM support</title>
<updated>2020-03-30T02:42:13Z</updated>
<author>
<name>Biwen Li</name>
<email>biwen.li@nxp.com</email>
</author>
<published>2020-02-05T14:02:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bb1165f900088c796e254cc99c8f81d47e3d57c9'/>
<id>urn:sha1:bb1165f900088c796e254cc99c8f81d47e3d57c9</id>
<content type='text'>
This supports i2c DM and enables CONFIG_DM_I2C
for SoC LS1046A

Signed-off-by: Biwen Li &lt;biwen.li@nxp.com&gt;
Signed-off-by: Priyanka Jain &lt;priyanka.jain@nxp.com&gt;
</content>
</entry>
<entry>
<title>dm: arm64: ls1043a: add i2c DM support</title>
<updated>2020-03-30T02:42:13Z</updated>
<author>
<name>Biwen Li</name>
<email>biwen.li@nxp.com</email>
</author>
<published>2020-02-05T14:02:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=fefac937fbd87f380042501c63b874994b3dccee'/>
<id>urn:sha1:fefac937fbd87f380042501c63b874994b3dccee</id>
<content type='text'>
This supports i2c DM and enables CONFIG_DM_I2C
for SoC LS1043A

Signed-off-by: Biwen Li &lt;biwen.li@nxp.com&gt;
Signed-off-by: Priyanka Jain &lt;priyanka.jain@nxp.com&gt;
</content>
</entry>
<entry>
<title>dma-mapping: move dma_map_(un)single() to &lt;linux/dma-mapping.h&gt;</title>
<updated>2020-02-19T13:27:30Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2020-02-14T07:40:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9d86b89c590832c9bcb1c69d5ccdecdf731f97ae'/>
<id>urn:sha1:9d86b89c590832c9bcb1c69d5ccdecdf731f97ae</id>
<content type='text'>
The implementation of dma_map_single() and dma_unmap_single() is
exactly the same for all the architectures that support them.

Factor them out to &lt;linux/dma-mapping.h&gt;, and make all drivers to
include &lt;linux/dma-mapping.h&gt; instead of &lt;asm/dma-mapping.h&gt;.

If we need to differentiate them for some architectures, we can
move the generic definitions to &lt;asm-generic/dma-mapping.h&gt;.

Add some comments to the helpers. The concept is quite similar to
the DMA-API of Linux kernel. Drivers are agnostic about what is
going on behind the scene. Just call dma_map_single() before the
DMA, and dma_unmap_single() after it.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>dma-mapping: fix the prototype of dma_unmap_single()</title>
<updated>2020-02-19T13:27:30Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2020-02-14T07:40:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=950c5968672a22a65790534234d1106bd1303652'/>
<id>urn:sha1:950c5968672a22a65790534234d1106bd1303652</id>
<content type='text'>
dma_unmap_single() takes the dma address, not virtual address.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
<entry>
<title>dma-mapping: fix the prototype of dma_map_single()</title>
<updated>2020-02-19T13:27:30Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2020-02-14T07:40:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c22c0dbd7d3bb7ce47779b757d567d2e7746744b'/>
<id>urn:sha1:c22c0dbd7d3bb7ce47779b757d567d2e7746744b</id>
<content type='text'>
Make dma_map_single() return the dma address, and remove the
pointless volatile.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
</entry>
</feed>
