<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/lib, branch v2017.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/lib?h=v2017.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/lib?h=v2017.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-06-30T01:18:48Z</updated>
<entry>
<title>Revert "armv7m: Disable D-cache when booting nommu(ARMv7M) Linux kernel"</title>
<updated>2017-06-30T01:18:48Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-06-30T01:18:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3278e2913012693c85eca90066da09c9eaeefbec'/>
<id>urn:sha1:3278e2913012693c85eca90066da09c9eaeefbec</id>
<content type='text'>
The author of the commit discovered later on that this was already being
done in cleanup_before_linux() on arch/arm/cpu/armv7m/cpu.c.

This reverts commit 8f079cccb369995e46a2ab530d5d60b88c1e70bb.

Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: provide a valid exception stack address for startup code</title>
<updated>2017-06-12T12:38:40Z</updated>
<author>
<name>Lothar Waßmann</name>
<email>LW@KARO-electronics.de</email>
</author>
<published>2017-06-08T08:16:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=69c5d76f2fd8bf645cde9f0a8225daba25d65e01'/>
<id>urn:sha1:69c5d76f2fd8bf645cde9f0a8225daba25d65e01</id>
<content type='text'>
Create exception stack in IRAM if available to facilitate debugging of
pre-relocation code by catching exceptions rather than stopping dead.

Signed-off-by: Lothar Waßmann &lt;LW@KARO-electronics.de&gt;
</content>
</entry>
<entry>
<title>arm: adjust PC displayed in exception handlers to point to the failing instruction</title>
<updated>2017-06-12T12:38:39Z</updated>
<author>
<name>Lothar Waßmann</name>
<email>LW@KARO-electronics.de</email>
</author>
<published>2017-06-08T07:52:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c88823612d6ff69a64a86456eb56a9576911466b'/>
<id>urn:sha1:c88823612d6ff69a64a86456eb56a9576911466b</id>
<content type='text'>
Adjust the program counter register to point to the failing
instruction depending on the exeption type.
This makes it easier to localize the offending instruction leading to
a fatal exception.

Signed-off-by: Lothar Waßmann &lt;LW@KARO-electronics.de&gt;
</content>
</entry>
<entry>
<title>ARM: remove bogus cp_delay() function</title>
<updated>2017-06-12T12:38:39Z</updated>
<author>
<name>Lothar Waßmann</name>
<email>LW@KARO-electronics.de</email>
</author>
<published>2017-06-08T07:48:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=53d4ed704b43a5ffbfe9784544a722edb7a7edf5'/>
<id>urn:sha1:53d4ed704b43a5ffbfe9784544a722edb7a7edf5</id>
<content type='text'>
The cp_delay() function was introduced because of a missing 'volatile'
attribute to the 'asm' statement in get_cr() which led to the 'mrc'
instruction in get_cr() being optimised out eventually.
This has been fixed in commit 53fd4b8c22bb ("arm: mmu: Add missing volatile for reading SCTLR register")
but the bogus cp_delay() function which was introduced as a workaround
for the malfunctioning get_cr() was never removed.

Signed-off-by: Lothar Waßmann &lt;LW@KARO-electronics.de&gt;
</content>
</entry>
<entry>
<title>Merge git://git.denx.de/u-boot-dm</title>
<updated>2017-06-10T22:01:22Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-06-10T22:01:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8cb3ce64f936f5dedbcfc1935c5caf31bb682474'/>
<id>urn:sha1:8cb3ce64f936f5dedbcfc1935c5caf31bb682474</id>
<content type='text'>
</content>
</entry>
<entry>
<title>armv7m: Disable D-cache when booting nommu(ARMv7M) Linux kernel</title>
<updated>2017-06-10T00:34:54Z</updated>
<author>
<name>tnishinaga.dev@gmail.com</name>
<email>tnishinaga.dev@gmail.com</email>
</author>
<published>2017-06-04T16:18:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8f079cccb369995e46a2ab530d5d60b88c1e70bb'/>
<id>urn:sha1:8f079cccb369995e46a2ab530d5d60b88c1e70bb</id>
<content type='text'>
Disable D-Cache is required when booting nommu Linux kernel.
(please see Linux kernel source "arch/arm/kernel/head-nommu.S")

U-Boot is enabled D-cache and I-Cache at startup.
However, it does not disable D-Cache before
booting nommu Linux kernel.
Therefore, I call dcache_disable()
when the CPU is ARMv7M to fix this problem.

Signed-off-by: Toshifumi NISHINAGA &lt;tnishinaga.dev@gmail.com&gt;
</content>
</entry>
<entry>
<title>arm: Disable LPAE if not enabled</title>
<updated>2017-06-09T19:39:32Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2017-05-31T23:57:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=50a4886b3b8579a5d3dad337906de9b5a3fef6d1'/>
<id>urn:sha1:50a4886b3b8579a5d3dad337906de9b5a3fef6d1</id>
<content type='text'>
If CONFIG_ARMV7_LPAE is not defined we should make sure that the feature
is disabled. This can happen if U-Boot is chain-loaded from another boot
loader which does enable LPAE.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>arm: Don't try to support CONFIG_ARMV7_LPAE on ARMv4T</title>
<updated>2017-06-09T19:39:32Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2017-05-31T23:57:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=10d602ac8b6f576d545e35a951e1a714de0158a3'/>
<id>urn:sha1:10d602ac8b6f576d545e35a951e1a714de0158a3</id>
<content type='text'>
At present if CONFIG_ARMV7_LPAE is defined then mmu_setup() will use
instructions which are invalid on ARMv4T. This happens on Tegra since it
has an ARMv4T boot CPU. Add a check for the architecture version to allow
the code to be built. It will not actually be executed by the boot CPU,
but needs to compile.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>arm: Rename HCTR to HTCR</title>
<updated>2017-06-09T19:39:31Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2017-05-31T23:57:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=579dfca2ef2fdff93ae78a942fef49f3d1da3f8c'/>
<id>urn:sha1:579dfca2ef2fdff93ae78a942fef49f3d1da3f8c</id>
<content type='text'>
This appears to be a typo. Fix it.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>arm: Add Kconfig symbols used for Linux asm compatibility</title>
<updated>2017-06-05T18:13:13Z</updated>
<author>
<name>Phil Edworthy</name>
<email>PHIL.EDWORTHY@renesas.com</email>
</author>
<published>2017-06-01T06:33:28Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=111a6af97acd9bca2ffe0b976c8962cfe8a9acc6'/>
<id>urn:sha1:111a6af97acd9bca2ffe0b976c8962cfe8a9acc6</id>
<content type='text'>
Rather than change asm files that come from Linux, add the symbols
to Kconfig. Since one of the symbols is for thumb2 builds, make
CPU_V7M always select them.

Signed-off-by: Phil Edworthy &lt;phil.edworthy@renesas.com&gt;
</content>
</entry>
</feed>
