<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/arm/mach-mediatek, branch next</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/arm/mach-mediatek?h=next</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/arm/mach-mediatek?h=next'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2026-08-13T16:36:04Z</updated>
<entry>
<title>arm: mediatek: use phase-aware PSCI reset on MT8195</title>
<updated>2026-08-13T16:36:04Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-07-31T20:31:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0bd564f4bbada6f10dc5aed31b09d58522ab3978'/>
<id>urn:sha1:0bd564f4bbada6f10dc5aed31b09d58522ab3978</id>
<content type='text'>
Change IS_ENABLED() to CONFIG_IS_ENABLED() to prepare for SPL support.
PSCI is not available in the SPL stage and would cause a lock-up if
called.

Reviewed-by: Julien Stephan &lt;jstephan@baylibre.com&gt;
Link: https://patch.msgid.link/20260731-mtk-mach-phase-aware-reset-v1-2-90b918aa52f5@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>arm: mediatek: use phase-aware PSCI reset on MT8365</title>
<updated>2026-08-13T16:36:04Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-07-31T20:31:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=81fdcc79c467ca42363091cab0e5dbb2282571d9'/>
<id>urn:sha1:81fdcc79c467ca42363091cab0e5dbb2282571d9</id>
<content type='text'>
Change IS_ENABLED() to CONFIG_IS_ENABLED() to prepare for SPL support.
PSCI is not available in the SPL stage and would cause a lock-up if
called.

Reviewed-by: Julien Stephan &lt;jstephan@baylibre.com&gt;
Link: https://patch.msgid.link/20260731-mtk-mach-phase-aware-reset-v1-1-90b918aa52f5@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>arm: mediatek: use phase-aware PSCI reset on MT8188</title>
<updated>2026-08-05T20:05:32Z</updated>
<author>
<name>Carlo Caione</name>
<email>ccaione@baylibre.com</email>
</author>
<published>2026-07-24T08:45:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cdc0564d4f4a38c924c709007dee51a5a9bd6a0d'/>
<id>urn:sha1:cdc0564d4f4a38c924c709007dee51a5a9bd6a0d</id>
<content type='text'>
MT8188 reset_cpu() checks the U-Boot proper PSCI symbol even when the
function is built for SPL. A standalone SPL download agent runs before
BL31, so fastboot acknowledges a reboot request and then stalls while
attempting an unavailable PSCI system reset.

Use the phase-aware configuration check so SPL falls back to the
watchdog reset provider. U-Boot proper continues to use PSCI as before.

Signed-off-by: Carlo Caione &lt;ccaione@baylibre.com&gt;
Reviewed-by: Julien Stephan &lt;jstephan@baylibre.com&gt;
Link: https://patch.msgid.link/20260724-ccaione-upstream-mt8188-spl-reset-v1-1-08da6554ecd8@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>clk: mediatek: mt8516: unique driver names</title>
<updated>2026-07-22T17:41:03Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-07-07T19:10:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3e69cd14e17a0d6f9bc9c46501c92308539fbb86'/>
<id>urn:sha1:3e69cd14e17a0d6f9bc9c46501c92308539fbb86</id>
<content type='text'>
Change driver names for MediaTek mt8516 clocks to be globally unique.
This will allow better build bot testing by allowing all clocks to be
compiled at the same time.

Link: https://patch.msgid.link/20260707-mtk-clk-unique-driver-names-v1-14-283d9a55361e@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>clk: mediatek: mt7629: unique driver names</title>
<updated>2026-07-22T17:41:03Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-07-07T19:10:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=552431a59fb8d65ce00ba5531b57c8fecb159a9b'/>
<id>urn:sha1:552431a59fb8d65ce00ba5531b57c8fecb159a9b</id>
<content type='text'>
Change driver names for MediaTek mt7629 clocks to be globally unique.
This will allow better build bot testing by allowing all clocks to be
compiled at the same time.

Link: https://patch.msgid.link/20260707-mtk-clk-unique-driver-names-v1-3-283d9a55361e@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'next'</title>
<updated>2026-07-07T00:26:12Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2026-07-07T00:26:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ee5d46b45ec0c63f8f9dd1e816e0dac3452ccc3d'/>
<id>urn:sha1:ee5d46b45ec0c63f8f9dd1e816e0dac3452ccc3d</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Kconfig: arm: restyle</title>
<updated>2026-06-25T20:06:18Z</updated>
<author>
<name>Johan Jonker</name>
<email>jbx6244@gmail.com</email>
</author>
<published>2026-06-09T01:26:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0caac78a06f21cbe25460bf8c0dbe8094f73cb73'/>
<id>urn:sha1:0caac78a06f21cbe25460bf8c0dbe8094f73cb73</id>
<content type='text'>
Restyle all Kconfigs for "arm":
Menu entries   : no space left
Menu attributes: 1 TAB
Help text      : 1 TAB + 2 spaces
Replace '---help---' by 'help'

Signed-off-by: Johan Jonker &lt;jbx6244@gmail.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>arm: mediatek: mt8512: fix gd-&gt;bd-&gt;bi_dram[0].size</title>
<updated>2026-06-24T15:06:16Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-06-15T19:23:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b4fa246a1565aa63375de06b732c6d1eb1f82d27'/>
<id>urn:sha1:b4fa246a1565aa63375de06b732c6d1eb1f82d27</id>
<content type='text'>
Use board_get_usable_ram_top() instead of get_effective_memsize() to
limit gd-&gt;ram_top.

Both board_get_usable_ram_top() and get_effective_memsize() are used to
set gd-&gt;ram_top in setup_dest_addr(). However, get_effective_memsize()
also sets gd-&gt;bd-&gt;bi_dram[0].size in dram_init_banksize(), which is
undesirable.

Prior to commit b9e6281632a8 ("arm: mediatek: mt8512:
drop dram_init_banksize()"), gd-&gt;bd-&gt;bi_dram[0].size was overridden in
a board-specific dram_init_banksize() implementation.

We can just use board_get_usable_ram_top() now to set gd-&gt;ram_top to the
correct value instead. Overriding gd-&gt;bd-&gt;bi_dram[0].size was a bit
confusing since it isn't easily apparent which order the functions that
set it are called.

Fixes: b9e6281632a8 ("arm: mediatek: mt8512: drop dram_init_banksize()")
Link: https://patch.msgid.link/20260615-mtk-fix-ram-size-v2-8-f72cfc52ce58@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>arm: mediatek: mt8195: fix gd-&gt;bd-&gt;bi_dram[0].size</title>
<updated>2026-06-24T15:06:16Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-06-15T19:23:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ec457f7cfde59a2122297a7a217c88f02acc63a5'/>
<id>urn:sha1:ec457f7cfde59a2122297a7a217c88f02acc63a5</id>
<content type='text'>
Use board_get_usable_ram_top() instead of get_effective_memsize() to
set gd-&gt;ram_top to something &lt;= 4GiB.

Both board_get_usable_ram_top() and get_effective_memsize() are used to
set gd-&gt;ram_top in setup_dest_addr(). However, get_effective_memsize()
also sets gd-&gt;bd-&gt;bi_dram[0].size in dram_init_banksize(), which is
undesirable.

Prior to commit d83bd9729d75 ("arm: mediatek: mt8195:
drop dram_init_banksize()"), gd-&gt;bd-&gt;bi_dram[0].size was overridden in
a board-specific dram_init_banksize() implementation. When that was
removed get_effective_memsize() set gd-&gt;bd-&gt;bi_dram[0].size to the wrong
value because of get_effective_memsize() being overridden in commit
af4cba9a05aa ("arm: mediatek: mt8195: fix gd-&gt;ram_top limit")

We can just use board_get_usable_ram_top() now to set gd-&gt;ram_top to the
correct value instead. This is possible now, thanks to
LMB_LIMIT_DMA_BELOW_RAM_TOP being set by default for 64-bit Mediatek
ARM SoCs.

Fixes: d83bd9729d75 ("arm: mediatek: mt8195: drop dram_init_banksize()")
Link: https://patch.msgid.link/20260615-mtk-fix-ram-size-v2-7-f72cfc52ce58@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
<entry>
<title>arm: mediatek: mt8189: fix gd-&gt;bd-&gt;bi_dram[0].size</title>
<updated>2026-06-24T15:06:16Z</updated>
<author>
<name>David Lechner</name>
<email>dlechner@baylibre.com</email>
</author>
<published>2026-06-15T19:23:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=58c7145d687a6442c077b0ed0a8c57012de347af'/>
<id>urn:sha1:58c7145d687a6442c077b0ed0a8c57012de347af</id>
<content type='text'>
Use board_get_usable_ram_top() instead of get_effective_memsize() to
set gd-&gt;ram_top to something &lt;= 4GiB.

Both board_get_usable_ram_top() and get_effective_memsize() are used to
set gd-&gt;ram_top in setup_dest_addr(). However, get_effective_memsize()
also sets gd-&gt;bd-&gt;bi_dram[0].size in dram_init_banksize(), which is
undesirable.

We can just use board_get_usable_ram_top() now to set gd-&gt;ram_top to the
correct value instead. This is possible now, thanks to
LMB_LIMIT_DMA_BELOW_RAM_TOP being set by default for 64-bit Mediatek
ARM SoCs.

Fixes: a7c682565b4b ("arm: mediatek: add support of MT8189 SoC family")
Link: https://patch.msgid.link/20260615-mtk-fix-ram-size-v2-6-f72cfc52ce58@baylibre.com
Signed-off-by: David Lechner &lt;dlechner@baylibre.com&gt;
</content>
</entry>
</feed>
