<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/blackfin/cpu/initcode.h, branch v2016.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/blackfin/cpu/initcode.h?h=v2016.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/blackfin/cpu/initcode.h?h=v2016.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2014-02-07T03:18:06Z</updated>
<entry>
<title>blackfin: The logic of the BF609 macro is opposite.</title>
<updated>2014-02-07T03:18:06Z</updated>
<author>
<name>Sonic Zhang</name>
<email>sonic.zhang@analog.com</email>
</author>
<published>2014-01-22T07:43:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ab784696fc4d73d55d0e0776e8bf748d477a1082'/>
<id>urn:sha1:ab784696fc4d73d55d0e0776e8bf748d477a1082</id>
<content type='text'>
Signed-off-by: Sonic Zhang &lt;sonic.zhang@analog.com&gt;
</content>
</entry>
<entry>
<title>blackfin: bf60x: Port blackfin core architecture code to boot on bf60x.</title>
<updated>2013-03-04T05:42:06Z</updated>
<author>
<name>Sonic Zhang</name>
<email>sonic.zhang@analog.com</email>
</author>
<published>2012-08-16T03:56:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a2979dcdbeb39a01dc888090d2c736c2ad3f548d'/>
<id>urn:sha1:a2979dcdbeb39a01dc888090d2c736c2ad3f548d</id>
<content type='text'>
Set up clocks, DDR controller, Nor flash controller, reboot,
serial port. Add new SPI boot modes.

Signed-off-by: Bob Liu &lt;lliubbo@gmail.com&gt;
Signed-off-by: Sonic Zhang &lt;sonic.zhang@analog.com&gt;
Signed-off-by: Sonic Zhang &lt;sonic.adi@gmail.com&gt;
</content>
</entry>
<entry>
<title>Blackfin: split out async setup</title>
<updated>2011-07-12T06:17:46Z</updated>
<author>
<name>Mike Frysinger</name>
<email>vapier@gentoo.org</email>
</author>
<published>2011-05-30T17:47:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4150cec3353b7a6d7a3ea71b2d3c62deafff353d'/>
<id>urn:sha1:4150cec3353b7a6d7a3ea71b2d3c62deafff353d</id>
<content type='text'>
We really only need to tweak the async banks in the initcode if the
processor is booting out of it, otherwise we can wait until later
on in the CPU booting setup.

This also makes testing in the sim and early bring up over JTAG work
much smoother when the initcode gets bypassed.

Signed-off-by: Mike Frysinger &lt;vapier@gentoo.org&gt;
</content>
</entry>
</feed>
