<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/mips/cpu/mips32/cpu.c, branch v2012.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/mips32/cpu.c?h=v2012.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/mips32/cpu.c?h=v2012.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2011-09-03T01:43:45Z</updated>
<entry>
<title>MIPS: mips32: fix wrong loop bound in flush_cache()</title>
<updated>2011-09-03T01:43:45Z</updated>
<author>
<name>Yao Cheng</name>
<email>saturdaycoder@gmail.com</email>
</author>
<published>2011-08-10T07:11:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dc344589ded4fb4d63ba7f0cdf670e2ffcf5e5a0'/>
<id>urn:sha1:dc344589ded4fb4d63ba7f0cdf670e2ffcf5e5a0</id>
<content type='text'>
The issue is found when calling flush_cache() with zero "size" argument.
The bound of loop is miscalculated in this case and flush_cache() enters
a wrong flushing loop.

Signed-off-by: Yao Cheng &lt;saturdaycoder@gmail.com&gt;
Cc: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;
Cc: Sergei Shtylyov &lt;sshtylyov@mvista.com&gt;
Cc: Mike Frysinger &lt;vapier@gentoo.org&gt;
Signed-off-by: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;</content>
</entry>
<entry>
<title>MIPS: Move content of arch/mips/cpu to arch/mips/cpu/mips32</title>
<updated>2011-04-02T13:07:12Z</updated>
<author>
<name>Daniel Schwierzeck</name>
<email>daniel.schwierzeck@googlemail.com</email>
</author>
<published>2011-03-28T16:33:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=91809608a44f7d90be4c630f09c9de54cc3852d8'/>
<id>urn:sha1:91809608a44f7d90be4c630f09c9de54cc3852d8</id>
<content type='text'>
All current CPUs and SoCs are based on MIPS32 arch. The complete
code resides in the global arch/mips/cpu directory. This is not
suitable if other MIPS architectures like MIPS64 or Octeon should
be supported in the future.

To achieve this the current CPU code is moved to its own mips32
subdirectory. All MIPS32 boards have to use mips32 as config switch
in board.cfg.

Signed-off-by: Daniel Schwierzeck &lt;daniel.schwierzeck@googlemail.com&gt;
Cc: Wolfgang Denk &lt;wd@denx.de&gt;
Cc: Stefan Roese &lt;sr@denx.de&gt;
Cc: Thomas Lange &lt;thomas@corelatus.se&gt;
Cc: Vlad Lungu &lt;vlad.lungu@windriver.com&gt;
Signed-off-by: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;</content>
</entry>
</feed>
