<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/mips/cpu/mips32/time.c, branch v2011.06</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/mips32/time.c?h=v2011.06</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/mips32/time.c?h=v2011.06'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2011-05-09T15:12:31Z</updated>
<entry>
<title>MIPS: Move timer code to arch/mips/cpu/$(CPU)/</title>
<updated>2011-05-09T15:12:31Z</updated>
<author>
<name>Shinya Kuribayashi</name>
<email>skuribay@pobox.com</email>
</author>
<published>2011-05-06T15:18:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=68cebb8027c282a949ac0ca7dcb5baabd1c6879a'/>
<id>urn:sha1:68cebb8027c282a949ac0ca7dcb5baabd1c6879a</id>
<content type='text'>
Current timer routines (arch/mips/lib/timer.c) are implemented assuming
that MIPS32 coprocessor (CP0) resources, Counter and Compare registers
in this case, are available.  But this doesn't always work.

We need to make sure that all MIPS-based systems don't necessarily use
CP0 counter/compare registers as time keeping resources.  And some MIPS
variant processors might come with different hardware specs with genuine
MIPS32 CP0 registers.

With this change, each $(CPU)/ directory can have its own timer code.

Signed-off-by: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;</content>
</entry>
</feed>
