<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/mips/cpu/xburst/cpu.c, branch main</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/xburst/cpu.c?h=main</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/mips/cpu/xburst/cpu.c?h=main'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2014-04-20T11:16:42Z</updated>
<entry>
<title>mips: xburst: remove remainders of dead board</title>
<updated>2014-04-20T11:16:42Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.m@jp.panasonic.com</email>
</author>
<published>2014-03-07T09:02:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7e3d473b5ec5ee2cf6220ce15d9f87c565d98b05'/>
<id>urn:sha1:7e3d473b5ec5ee2cf6220ce15d9f87c565d98b05</id>
<content type='text'>
Commit 54e458de deleted qi_lb60 board support
because of the incompatible license issue.

There is no board with XBurst CPU.

Signed-off-by: Masahiro Yamada &lt;yamada.m@jp.panasonic.com&gt;
Cc: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
<entry>
<title>Add GPL-2.0+ SPDX-License-Identifier to source files</title>
<updated>2013-07-24T13:44:38Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2013-07-08T07:37:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1a4596601fd395f3afb8f82f3f840c5e00bdd57a'/>
<id>urn:sha1:1a4596601fd395f3afb8f82f3f840c5e00bdd57a</id>
<content type='text'>
Signed-off-by: Wolfgang Denk &lt;wd@denx.de&gt;
[trini: Fixup common/cmd_io.c]
Signed-off-by: Tom Rini &lt;trini@ti.com&gt;
</content>
</entry>
<entry>
<title>MIPS: don't use camel-case style</title>
<updated>2012-10-16T13:02:08Z</updated>
<author>
<name>Zhi-zhou Zhang</name>
<email>etou.zh@gmail.com</email>
</author>
<published>2012-10-16T13:02:08Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cb0a6a1ecc8dfe4dbdad6f9376ef78879337b118'/>
<id>urn:sha1:cb0a6a1ecc8dfe4dbdad6f9376ef78879337b118</id>
<content type='text'>
Replace camel-case style with upper-case style globally.

Signed-off-by: Zhizhou Zhang &lt;etou.zh@gmail.com&gt;
</content>
</entry>
<entry>
<title>dm: mips: Fix lb60 WDT control</title>
<updated>2012-08-17T18:13:48Z</updated>
<author>
<name>Marek Vasut</name>
<email>marex@denx.de</email>
</author>
<published>2012-08-12T14:53:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=36d0a42b682e4d8493e8c080425bc9fb6f188cd2'/>
<id>urn:sha1:36d0a42b682e4d8493e8c080425bc9fb6f188cd2</id>
<content type='text'>
Write the TSCR register via 32bit write instead of 16bit one.
The register is 32bit wide and bit 16 is being set, triggering
gcc overflow error and making the code broken.

Signed-off-by: Marek Vasut &lt;marex@denx.de&gt;
Cc: Daniel &lt;zpxu@ingenic.cn&gt;
Cc: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;
Cc: Xiangfu Liu &lt;xiangfu@openmobilefree.net&gt;
</content>
</entry>
<entry>
<title>MIPS: Ingenic XBurst Jz4740 processor support</title>
<updated>2011-10-10T13:06:12Z</updated>
<author>
<name>Xiangfu Liu</name>
<email>xiangfu@openmobilefree.net</email>
</author>
<published>2011-10-12T04:24:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=80421fcc3ed1843f62a4a463548a4f33cdde362f'/>
<id>urn:sha1:80421fcc3ed1843f62a4a463548a4f33cdde362f</id>
<content type='text'>
Jz4740 is a multimedia application processor targeting for mobile
devices like e-Dictionary, eBook, portable media player (PMP) and
GPS navigator.  Jz4740 is powered by Ingenic 360 MHz XBurst CPU core
(JzRISC), in which RISC/SIMD/DSP hybrid instruction set architecture
provides high integration, high performance and low power consumption.

JzRISC incorporated in Jz4740 is the advanced and power-efficient
32-bit RISC core, compatible with MIPS32, with 16K I-Cache and 16K
D-Cache, and can operate at speeds up to 400 MHz.

On-chip modules such as LCD controller, embedded audio codec, multi-
channel SAR-ADC, AC97/I2S controller and camera I/F offer a rich
suite of peripherals for multimedia application.  NAND controller
(SLC/MLC), USB (host 1.1 and device 2.0), UART, I2C, SPI, etc. are
also available.

For more info about Ingenic XBurst Jz4740:
  http://en.ingenic.cn/eng/
  http://www.linux-mips.org/wiki/Ingenic

This patch introduces XBurst CPU support in U-Boot.  It's compatible
with MIPS32, but requires a bit different cache maintenance, timer
routines, and boot mechanism using USB boot tool, so XBurst support
can go into a separate new home, cpu/xburst/.

Signed-off-by: Xiangfu Liu &lt;xiangfu@openmobilefree.net&gt;
Acked-by: Daniel &lt;zpxu@ingenic.cn&gt;
Signed-off-by: Shinya Kuribayashi &lt;skuribay@pobox.com&gt;</content>
</entry>
</feed>
