<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/mips/include/asm/io.h, branch v2017.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/mips/include/asm/io.h?h=v2017.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/mips/include/asm/io.h?h=v2017.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2016-11-30T15:18:19Z</updated>
<entry>
<title>MIPS: Fix map_physmem for cached mappings</title>
<updated>2016-11-30T15:18:19Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2016-09-26T18:28:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6fd596a1aa57bd431263f45b0c57ee8ae6b2403c'/>
<id>urn:sha1:6fd596a1aa57bd431263f45b0c57ee8ae6b2403c</id>
<content type='text'>
map_physmem should return a pointer that can be used by the CPU to
access the given memory - on MIPS simply returning the physical address
as it does prior to this patch doesn't achieve that. Instead return a
pointer to the memory within (c)kseg0, which matches up consistently
with the (c)kseg1 pointer that uncached mappings return via ioremap.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
</content>
</entry>
<entry>
<title>MIPS: Use CPHYSADDR to implement mips32 virt_to_phys</title>
<updated>2016-05-31T07:38:11Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2016-05-26T13:49:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2e4cc1c5d4fabee86fc2985fac18f9a2023e39f8'/>
<id>urn:sha1:2e4cc1c5d4fabee86fc2985fac18f9a2023e39f8</id>
<content type='text'>
Use CPHYSADDR to implement the virt_to_phys function for converting from
a virtual to a physical address for MIPS32, much as is already done for
MIPS64. This allows for virt_to_phys to work regardless of whether the
address being translated is in kseg0 or kseg1, unlike the previous
subtraction based approach which only worked for addresses in kseg0.
This allows for drivers to provide an address to virt_to_phys without
needing to manually ensure that kseg1 addresses are converted to
equivalent kseg0 addresses first.

This patch is equivalent to this Linux patch currently waiting to be
reviewed &amp; merged:

    https://patchwork.linux-mips.org/patch/12564/

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
</content>
</entry>
<entry>
<title>MIPS: Support dynamic I/O port base address</title>
<updated>2016-02-01T21:13:25Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2016-01-29T13:54:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=05e342554e51767830d7e60f2dab09192fd2a0e1'/>
<id>urn:sha1:05e342554e51767830d7e60f2dab09192fd2a0e1</id>
<content type='text'>
The existing mips_io_port_base variable isn't suitable for use early
during boot since it will be stored in the .data section which may not
be writable pre-relocation. Fix this by moving the I/O port base address
into struct arch_global_data. In order to avoid adding this field for
all targets, make this dependant upon a new Kconfig entry
CONFIG_DYNAMIC_IO_PORT_BASE. Malta is the only board which sets a
non-zero I/O port base, so select this option only for Malta.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
</content>
</entry>
<entry>
<title>MIPS: Remove SLOW_DOWN_IO</title>
<updated>2016-02-01T21:13:25Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2016-01-29T13:54:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8ac493cd65ea2af5f9b79f7f71edf543b46da112'/>
<id>urn:sha1:8ac493cd65ea2af5f9b79f7f71edf543b46da112</id>
<content type='text'>
CONF_SLOWDOWN_IO is never set for any target, so remove the dead code in
the SLOW_DOWN_IO macro. This is done in preparation for changes to
mips_io_port_base which can be avoided in this path by removing it
entirely.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
</content>
</entry>
<entry>
<title>mips: asm/io.h: Add in &lt;linux/bug.h&gt;</title>
<updated>2016-01-25T23:52:23Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2016-01-25T23:52:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d6ea6d88769e85f6873a94065a1ba167c9b592da'/>
<id>urn:sha1:d6ea6d88769e85f6873a94065a1ba167c9b592da</id>
<content type='text'>
As part of the bug.h / BUILD_BUG_* clean up, this file was missed.

Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>MIPS: implement bit manipulating I/O accessors</title>
<updated>2016-01-16T20:06:46Z</updated>
<author>
<name>Daniel Schwierzeck</name>
<email>daniel.schwierzeck@gmail.com</email>
</author>
<published>2016-01-15T14:54:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0e0efb40b874633360967f532eb1ed59ad02adbe'/>
<id>urn:sha1:0e0efb40b874633360967f532eb1ed59ad02adbe</id>
<content type='text'>
Add support for functions clrbits_X(), setbits_X() and clrsetbits_X()
on MIPS.

Signed-off-by: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
<entry>
<title>MIPS: sync I/O related header files with linux-4.4</title>
<updated>2016-01-16T20:06:46Z</updated>
<author>
<name>Daniel Schwierzeck</name>
<email>daniel.schwierzeck@gmail.com</email>
</author>
<published>2016-01-12T20:48:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=23ff8633fd8ca75d2ffd4595b9c72bb1a5fdbd20'/>
<id>urn:sha1:23ff8633fd8ca75d2ffd4595b9c72bb1a5fdbd20</id>
<content type='text'>
Mainly sync asm/io.h to get a working ioremap() implementation
as well as the full set of I/O accessors. Pull in additional
header files to make this work.

Furthermore port over the directory 'arch/mips/include/asm/mach-generic/'
with contains default definitions for I/O and memory spaces and default
implementations for mapping those spaces. All files in that directory
can be overwritten by a SoC/machine.

Signed-off-by: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
<entry>
<title>MIPS: change 'extern inline' to 'static inline'</title>
<updated>2015-07-02T09:29:33Z</updated>
<author>
<name>Daniel Schwierzeck</name>
<email>daniel.schwierzeck@gmail.com</email>
</author>
<published>2015-07-01T14:36:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b11c5d1dc29e81326d1215011d19377737082aeb'/>
<id>urn:sha1:b11c5d1dc29e81326d1215011d19377737082aeb</id>
<content type='text'>
The kernel changed it a long time ago. Also this is now broken
on gcc-5.x.

Reported-by: Andy Kennedy &lt;andy.kennedy@adtran.com&gt;
Signed-off-by: Daniel Schwierzeck &lt;daniel.schwierzeck@gmail.com&gt;
</content>
</entry>
<entry>
<title>include: delete include/linux/config.h</title>
<updated>2013-11-08T20:25:13Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.m@jp.panasonic.com</email>
</author>
<published>2013-10-07T07:04:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=643aae1406c93ddc64fcf8c136b47cdffd9c8ccd'/>
<id>urn:sha1:643aae1406c93ddc64fcf8c136b47cdffd9c8ccd</id>
<content type='text'>
Linux Kernel abolished include/linux/config.h long time ago.
(around version v2.6.18..v2.6.19)

We don't need to provide Linux copatibility any more.

This commit deletes include/linux/config.h
and fixes source files not to include this.

Signed-off-by: Masahiro Yamada &lt;yamada.m@jp.panasonic.com&gt;
</content>
</entry>
<entry>
<title>MIPS: fix __raw_* IO accessors</title>
<updated>2013-06-08T21:10:10Z</updated>
<author>
<name>Gabor Juhos</name>
<email>juhosg@openwrt.org</email>
</author>
<published>2013-02-20T22:03:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f0550f87f40b9b636c1fe116e3590ed1439c926c'/>
<id>urn:sha1:f0550f87f40b9b636c1fe116e3590ed1439c926c</id>
<content type='text'>
The purpose of the __raw* IO accessors is to provide
IO access in native-endian order. However in the current
MIPS implementation, the 16 and 32 bit variants of the
__raw accessors are swapping the values on big-endian
systems if the CONFIG_SWAP_IO_SPACE option is enabled.

The patch changes the IO accessor macros to fix this
broken behaviour.

Signed-off-by: Gabor Juhos &lt;juhosg@openwrt.org&gt;
Cc: Daniel Schwierzeck &lt;daniel.schwierzeck@googlemail.com&gt;
</content>
</entry>
</feed>
