<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/nds32/cpu, branch v2012.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/nds32/cpu?h=v2012.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/nds32/cpu?h=v2012.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2012-07-20T15:55:52Z</updated>
<entry>
<title>nds32: split common cache access from cpu into lib</title>
<updated>2012-07-20T15:55:52Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@gmail.com</email>
</author>
<published>2012-07-15T03:54:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8d732840ba1cd4d41c12242ba07f1cf58b6429bf'/>
<id>urn:sha1:8d732840ba1cd4d41c12242ba07f1cf58b6429bf</id>
<content type='text'>
This commit does the following updates.
1. Split the common cache access from cpu.c into lib folder.
2. Rename the following cache api to adapt common.h
 - dcache_flush_rang -&gt; flush_dcache_rang
 - icache_inval_range -&gt; invalidate_icache_range
3. Add invalidate_dcache_range

Signed-off-by: Macpaul Lin &lt;macpaul@gmail.com&gt;
</content>
</entry>
<entry>
<title>nds32/ag102: add ag102 soc support</title>
<updated>2012-04-22T08:58:23Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-09-23T09:03:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cf14123021c9d3e48915b3c68015bb71159e912a'/>
<id>urn:sha1:cf14123021c9d3e48915b3c68015bb71159e912a</id>
<content type='text'>
Add lowlevel ag102 soc support.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
</content>
</entry>
<entry>
<title>nds32/ag102: add header support of ag102 soc</title>
<updated>2012-04-22T08:58:23Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-09-23T09:31:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1e52fea33ab3fadf459cc4919b32a136d4280d26'/>
<id>urn:sha1:1e52fea33ab3fadf459cc4919b32a136d4280d26</id>
<content type='text'>
Add device address offsets header of ag102 soc.
Add ag102 into mach-types.h.
Add asm-offsets.c for helping convert C headers into asm.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
</content>
</entry>
<entry>
<title>nds32/n1213: correct vector table in start.S</title>
<updated>2012-03-19T07:53:14Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@gmail.com</email>
</author>
<published>2012-03-11T08:53:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1a05bb3c2804980fa4fbcd2b7a05a2203308af55'/>
<id>urn:sha1:1a05bb3c2804980fa4fbcd2b7a05a2203308af55</id>
<content type='text'>
Correct definition of vector table in start.S

Signed-off-by: Macpaul Lin &lt;macpaul@gmail.com&gt;
</content>
</entry>
<entry>
<title>nds32/ag101/watchdog.S: add linkage support</title>
<updated>2012-02-28T05:09:23Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-11-30T08:01:28Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3998586bce1efbd2534d78be2c6af341c5659f12'/>
<id>urn:sha1:3998586bce1efbd2534d78be2c6af341c5659f12</id>
<content type='text'>
Add linkage support to watchdog.S.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
</content>
</entry>
<entry>
<title>nds32/ag101: clean up for SoC related code</title>
<updated>2011-11-23T06:05:51Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-11-23T05:56:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=39c87743bb23ea0d102b1386f6fd0d120438a9c6'/>
<id>urn:sha1:39c87743bb23ea0d102b1386f6fd0d120438a9c6</id>
<content type='text'>
Remove unneccessary codes.
1. Clean up for cpu related code.
2. Clean up for timer related code.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
</content>
</entry>
<entry>
<title>nds32: fix data section of linker script</title>
<updated>2011-11-09T08:35:27Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-11-09T08:24:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c4f40546649f8f5fb715a80a6c32a47c4872478c'/>
<id>urn:sha1:c4f40546649f8f5fb715a80a6c32a47c4872478c</id>
<content type='text'>
Make linker script handles .data.rel sections.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
Tested-by: Macpaul Lin &lt;macpaul@gmail.com&gt;
Cc: Mike Frysinger &lt;vapier@gentoo.org&gt;
</content>
</entry>
<entry>
<title>nds32/ag101: cpu and init funcs of SoC ag101</title>
<updated>2011-10-21T22:52:51Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-10-11T22:33:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=445a886d7ac7bdd5746a8bb18ba033242c3e0fed'/>
<id>urn:sha1:445a886d7ac7bdd5746a8bb18ba033242c3e0fed</id>
<content type='text'>
SoC ag101 is the first chip using NDS32 N1213 cpu core.
Add header file of device offset support for SoC ag101.
Add main function of SoC ag101 based on NDS32 n1213 core.
Add lowlevel_init.S and other periphal related code.

This version of lowlevel_init.S also replace hardcode value
by MARCO defines from the GPL version andesboot for better
code quality.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
</content>
</entry>
<entry>
<title>nds32/core N1213: NDS32 N12 core family N1213</title>
<updated>2011-10-21T22:52:36Z</updated>
<author>
<name>Macpaul Lin</name>
<email>macpaul@andestech.com</email>
</author>
<published>2011-10-19T20:41:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=37e5708afa9527d21b37bce72f637b9aed31c930'/>
<id>urn:sha1:37e5708afa9527d21b37bce72f637b9aed31c930</id>
<content type='text'>
Add N1213 cpu core (N12 Core family) support for NDS32 arch.
This patch includes start.S for the initialize procedure of N1213.

Start procedure:
 start.S will start up the N1213 CPU core at first,
 then jump to SoC dependent "lowlevel_init.S" and
 "watchdog.S" to configure peripheral devices.

Signed-off-by: Macpaul Lin &lt;macpaul@andestech.com&gt;
Signed-off-by: Greentime Hu &lt;greentime@andestech.com&gt;
</content>
</entry>
</feed>
