<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/powerpc, branch v2017.03</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/powerpc?h=v2017.03</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/powerpc?h=v2017.03'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-03-09T16:37:24Z</updated>
<entry>
<title>Freescale/NXP: Migrate CONFIG_FSL_CAAM to defconfigs</title>
<updated>2017-03-09T16:37:24Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-03-01T21:51:58Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=285226785ee178c0bbe8a67185c21e461cf4bc9f'/>
<id>urn:sha1:285226785ee178c0bbe8a67185c21e461cf4bc9f</id>
<content type='text'>
In some cases this is absolutely required, so select this for some secure
features.  This also requires migration of RSA_FREESCALE_EXP

Cc: Ruchika Gupta &lt;ruchika.gupta@nxp.com&gt;
Cc: Poonam Aggrwal &lt;poonam.aggrwal@freescale.com&gt;
Cc: Naveen Burmi &lt;NaveenBurmi@freescale.com&gt;
Cc: Po Liu &lt;po.liu@freescale.com&gt;
Cc: Shengzhou Liu &lt;Shengzhou.Liu@freescale.com&gt;
Cc: Priyanka Jain &lt;Priyanka.Jain@freescale.com&gt;
Cc: Sumit Garg &lt;sumit.garg@nxp.com&gt;
Cc: Shaohui Xie &lt;Shaohui.Xie@freescale.com&gt;
Cc: Chunhe Lan &lt;Chunhe.Lan@freescale.com&gt;
Cc: Feng Li &lt;feng.li_2@nxp.com&gt;
Cc: Alison Wang &lt;alison.wang@freescale.com&gt;
Cc: Mingkai Hu &lt;Mingkai.Hu@freescale.com&gt;
Cc: York Sun &lt;york.sun@nxp.com&gt;
Cc: Saksham Jain &lt;saksham.jain@nxp.freescale.com&gt;
Cc: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>Merge git://git.denx.de/u-boot-fsl-qoriq</title>
<updated>2017-02-04T01:33:42Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-02-04T01:33:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c83a824e62277162ad35f52879b2316902c0eff5'/>
<id>urn:sha1:c83a824e62277162ad35f52879b2316902c0eff5</id>
<content type='text'>
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;

Conflicts:
	configs/ls1046aqds_defconfig
	configs/ls1046aqds_nand_defconfig
	configs/ls1046aqds_qspi_defconfig
	configs/ls1046aqds_sdcard_ifc_defconfig
	configs/ls1046aqds_sdcard_qspi_defconfig
	configs/ls1046ardb_emmc_defconfig
	configs/ls1046ardb_qspi_defconfig
	configs/ls1046ardb_sdcard_defconfig
</content>
</entry>
<entry>
<title>arch: powerpc: update the eLBC IP input clock</title>
<updated>2017-02-03T22:31:45Z</updated>
<author>
<name>Prabhakar Kushwaha</name>
<email>prabhakar.kushwaha@nxp.com</email>
</author>
<published>2017-02-02T09:32:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=add63f94a9c3bbe1af3fdf3f4c56a5185a4c0504'/>
<id>urn:sha1:add63f94a9c3bbe1af3fdf3f4c56a5185a4c0504</id>
<content type='text'>
eLBC IP clock is always a constant divisor of platform clock
pre-defined per SoC. Clock ratio register (LCRR) used in
current implementation governs eLBC IP output cloc.

Update sys_info-&gt;freq_localbus to represent eLBC input clock with
value constant divisor of platform clock.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>arch: powerpc: Move CONFIG_FSL_ELBC to Kconfig</title>
<updated>2017-02-03T22:31:25Z</updated>
<author>
<name>Prabhakar Kushwaha</name>
<email>prabhakar.kushwaha@nxp.com</email>
</author>
<published>2017-02-02T09:31:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=068789773d0b369a6a64120776932f912d183f61'/>
<id>urn:sha1:068789773d0b369a6a64120776932f912d183f61</id>
<content type='text'>
Enable ELBC from Kconfig.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>arch: powerpc: update the IFC IP input clock</title>
<updated>2017-02-03T22:31:11Z</updated>
<author>
<name>Prabhakar Kushwaha</name>
<email>prabhakar.kushwaha@nxp.com</email>
</author>
<published>2017-02-02T09:31:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1c40707e3fd791457e07e5e31975a096483ca345'/>
<id>urn:sha1:1c40707e3fd791457e07e5e31975a096483ca345</id>
<content type='text'>
IFC IP clock is always a constant divisor of platform clock
pre-defined per SoC. Clock control register (CCR) used in
current implementation governs IFC IP output clock.

Update sys_info-&gt;freq_localbus to represent IFC input clock with
value constant divisor of platform clock.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>arch: powerpc: Move CONFIG_FSL_IFC to Kconfig</title>
<updated>2017-02-03T22:31:02Z</updated>
<author>
<name>Prabhakar Kushwaha</name>
<email>prabhakar.kushwaha@nxp.com</email>
</author>
<published>2017-02-02T09:31:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d98b98d62e7d4326f254eda87d2fc4c76807b1f1'/>
<id>urn:sha1:d98b98d62e7d4326f254eda87d2fc4c76807b1f1</id>
<content type='text'>
Enable IFC from Kconfig.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>powerpc: mpc5200: Correct return value of memcpy function</title>
<updated>2017-02-01T16:14:39Z</updated>
<author>
<name>Mark Marshall</name>
<email>Mark.Marshall@omicron.at</email>
</author>
<published>2017-01-24T12:47:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=de8c9317a891c1b30c465df1eb793c2861001919'/>
<id>urn:sha1:de8c9317a891c1b30c465df1eb793c2861001919</id>
<content type='text'>
The memcpy() function returns a pointer to trg.

Signed-off-by: Mark Marshall &lt;Mark.Marshall@omicron.at&gt;
Reviewed-by: Thomas Graziadei &lt;thomas.graziadei@omicronenergy.com&gt;
Reviewed-by: Anatolij Gustschin &lt;agust@denx.de&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>powerpc: mpc85xx: Use symbolic names for cache control bits</title>
<updated>2017-02-01T01:51:34Z</updated>
<author>
<name>Mark Marshall</name>
<email>Mark.Marshall@omicron.at</email>
</author>
<published>2017-01-24T14:40:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2ec70961e7dc6548451822857aca5dc2573cee55'/>
<id>urn:sha1:2ec70961e7dc6548451822857aca5dc2573cee55</id>
<content type='text'>
We should use the symbolic names for the cache control bits.

Signed-off-by: Mark Marshall &lt;Mark.Marshall@omicron.at&gt;
Reviewed-by: Thomas Graziadei &lt;thomas.graziadei@omicronenergy.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>powerpc: mpc83xx: Enable pre-relocation malloc</title>
<updated>2017-02-01T01:50:35Z</updated>
<author>
<name>mario.six@gdsys.cc</name>
<email>mario.six@gdsys.cc</email>
</author>
<published>2017-01-17T07:33:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dbcb2c0e2ba28fc61ab03f57de14f1085e69834f'/>
<id>urn:sha1:dbcb2c0e2ba28fc61ab03f57de14f1085e69834f</id>
<content type='text'>
To enable DM on MPC83xx, we need pre-relocation malloc, which is
implemented in this patch.

Signed-off-by: Mario Six &lt;mario.six@gdsys.cc&gt;
[York S: Fixed compiling warning for unused variable 'i']
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
<entry>
<title>powerpc: mpc83xx: Minimize r1 modification</title>
<updated>2017-01-31T17:35:06Z</updated>
<author>
<name>mario.six@gdsys.cc</name>
<email>mario.six@gdsys.cc</email>
</author>
<published>2017-01-17T07:33:47Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e80311a5f09967b2c33a772c26983abfbc821140'/>
<id>urn:sha1:e80311a5f09967b2c33a772c26983abfbc821140</id>
<content type='text'>
The r1 register is modified several times during the cache-ram setup of
the MPC83xx SoCs.

Since this SP modification confuses debuggers, we use a general purpose
register to compute the new stack pointer value, and only set the SP
once after all computations are done.

Signed-off-by: Mario Six &lt;mario.six@gdsys.cc&gt;
Reviewed-by: Joakim Tjernlund &lt;Joakim.Tjernlund@infinera.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
</entry>
</feed>
