<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch/x86/include/asm/cache.h, branch v2016.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/arch/x86/include/asm/cache.h?h=v2016.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/arch/x86/include/asm/cache.h?h=v2016.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2016-08-16T03:44:09Z</updated>
<entry>
<title>x86: cache.h: Add default for CONFIG_SYS_CACHELINE_SIZE</title>
<updated>2016-08-16T03:44:09Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2016-07-18T10:53:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bf4ea7ed210f27df35315b8089662e84ba7dfadb'/>
<id>urn:sha1:bf4ea7ed210f27df35315b8089662e84ba7dfadb</id>
<content type='text'>
Don't just define ARCH_DMA_MINALIGN but also CONFIG_SYS_CACHELINE_SIZE
if it's undefined. This is needed for the xhci driver to compile.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Cc: Simon Glass &lt;sjg@chromium.org&gt;
Cc: Bin Meng &lt;bmeng.cn@gmail.com&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>Add GPL-2.0+ SPDX-License-Identifier to source files</title>
<updated>2013-07-24T13:44:38Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2013-07-08T07:37:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1a4596601fd395f3afb8f82f3f840c5e00bdd57a'/>
<id>urn:sha1:1a4596601fd395f3afb8f82f3f840c5e00bdd57a</id>
<content type='text'>
Signed-off-by: Wolfgang Denk &lt;wd@denx.de&gt;
[trini: Fixup common/cmd_io.c]
Signed-off-by: Tom Rini &lt;trini@ti.com&gt;
</content>
</entry>
<entry>
<title>x86: Add basic cache operations</title>
<updated>2012-12-06T22:30:39Z</updated>
<author>
<name>Stefan Reinauer</name>
<email>reinauer@chromium.org</email>
</author>
<published>2012-12-02T04:49:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=095593c0301399ae834050e2008862451a72b8b0'/>
<id>urn:sha1:095593c0301399ae834050e2008862451a72b8b0</id>
<content type='text'>
Add functions to enable/disable the data cache.

Signed-off-by: Stefan Reinauer &lt;reinauer@chromium.org&gt;
Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: cache: define ARCH_DMA_MINALIGN for DMA buffer alignment</title>
<updated>2011-10-23T18:50:43Z</updated>
<author>
<name>Anton Staaf</name>
<email>robotboy@chromium.org</email>
</author>
<published>2011-10-17T23:46:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3620f860eff02722aa559e568f4ca87f4c304901'/>
<id>urn:sha1:3620f860eff02722aa559e568f4ca87f4c304901</id>
<content type='text'>
Signed-off-by: Anton Staaf &lt;robotboy@chromium.org&gt;
Cc: Mike Frysinger &lt;vapier@gentoo.org&gt;
Cc: Lukasz Majewski &lt;l.majewski@samsung.com&gt;
Cc: Graeme Russ &lt;graeme.russ@gmail.com&gt;
</content>
</entry>
</feed>
