<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/arch, branch v2016.07-rc3</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.
</subtitle>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<entry>
<title>ARM: uniphier: add external IRQ setup code</title>
<updated>2016-07-01T20:44:30+00:00</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-06-29T10:39:03+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e64a6b11411befbaf166443d02d8b10e06852f6a'/>
<id>e64a6b11411befbaf166443d02d8b10e06852f6a</id>
<content type='text'>
I will carry this work-around until it is cared in the kernel.
This looks up the AIDET node and sets up a register to handle
active low interrupt signals.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
I will carry this work-around until it is cared in the kernel.
This looks up the AIDET node and sets up a register to handle
active low interrupt signals.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>ARM: dts: uniphier: add AIDET nodes</title>
<updated>2016-07-01T20:44:30+00:00</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-06-29T10:39:02+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1013aef3307e6cc3e1b654314aa9f48dc5cf62c7'/>
<id>1013aef3307e6cc3e1b654314aa9f48dc5cf62c7</id>
<content type='text'>
The AIDET (ARM Interrupt Detector Add-on Circuit) is a kind of
syscon block related with the interrupt controller.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
The AIDET (ARM Interrupt Detector Add-on Circuit) is a kind of
syscon block related with the interrupt controller.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>ARM: dts: uniphier: sync Device Trees with upstream Linux</title>
<updated>2016-07-01T20:44:29+00:00</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-06-29T10:38:56+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c4adc50ea66436438f10d7eedb00d2c441ec9dbe'/>
<id>c4adc50ea66436438f10d7eedb00d2c441ec9dbe</id>
<content type='text'>
I periodically sync Device Trees for better maintainability.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
I periodically sync Device Trees for better maintainability.

Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>ARM: uniphier: fix typo "talbe"</title>
<updated>2016-06-30T14:49:26+00:00</updated>
<author>
<name>Masahiro Yamada</name>
<email>yamada.masahiro@socionext.com</email>
</author>
<published>2016-06-24T02:51:38+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4cb9399e9baa0a05fe2c0376c391b9aac18edc04'/>
<id>4cb9399e9baa0a05fe2c0376c391b9aac18edc04</id>
<content type='text'>
Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Signed-off-by: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>x86: coreboot: Remove the dummy pch driver</title>
<updated>2016-06-29T02:08:15+00:00</updated>
<author>
<name>Bin Meng</name>
<email>bmeng.cn@gmail.com</email>
</author>
<published>2016-06-22T09:30:03+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ff6e1569663eccaf9e582c57cc44568915c2f54b'/>
<id>ff6e1569663eccaf9e582c57cc44568915c2f54b</id>
<content type='text'>
There is a dummy pch driver in the coreboot directory. This causes
drivers of its children fail to function due to empty ops. Remove
the whole file since it is no longer needed.

Signed-off-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
There is a dummy pch driver in the coreboot directory. This causes
drivers of its children fail to function due to empty ops. Remove
the whole file since it is no longer needed.

Signed-off-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>Merge git://git.denx.de/u-boot-fsl-qoriq</title>
<updated>2016-06-28T19:59:05+00:00</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2016-06-28T19:59:05+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=44faff24f58859bdc1acf28ac739020b5091678a'/>
<id>44faff24f58859bdc1acf28ac739020b5091678a</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>armv8: dts: fsl: Remove cpu nodes from Layerscape DTSIs</title>
<updated>2016-06-28T19:08:54+00:00</updated>
<author>
<name>Abhimanyu Saini</name>
<email>abhimanyu.saini@nxp.com</email>
</author>
<published>2016-06-14T07:48:31+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dee01e426b39eac974364c0658fca431894987c3'/>
<id>dee01e426b39eac974364c0658fca431894987c3</id>
<content type='text'>
Currently layescape SoCs are not using cpu nodes. So removing
them in favour of compatibly with  similar SoCs that
have different cores like LS2080A and LS2088A.

This has been tested on LS2080AQDS, LS1043ARDB, LS1012ARDB.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Signed-off-by: Abhimanyu Saini &lt;abhimanyu.saini@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Currently layescape SoCs are not using cpu nodes. So removing
them in favour of compatibly with  similar SoCs that
have different cores like LS2080A and LS2088A.

This has been tested on LS2080AQDS, LS1043ARDB, LS1012ARDB.

Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Signed-off-by: Abhimanyu Saini &lt;abhimanyu.saini@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>armv8: fsl-layerscape: Append "A" in SoC name for ARM based SoCs</title>
<updated>2016-06-28T19:08:53+00:00</updated>
<author>
<name>Prabhakar Kushwaha</name>
<email>prabhakar.kushwaha@nxp.com</email>
</author>
<published>2016-06-24T08:18:13+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=49cdce163519ad760ca7769be64dd2a6133a5c11'/>
<id>49cdce163519ad760ca7769be64dd2a6133a5c11</id>
<content type='text'>
Freescale ARMv8 SoC name ends with "A" to represent ARM SoCs.
like LS2080A, LS1043A, LS1012A.

So append "A" to SoC names.

Signed-off-by: Pratiyush Mohan Srivastava &lt;pratiyush.srivastava@nxp.com&gt;
Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Freescale ARMv8 SoC name ends with "A" to represent ARM SoCs.
like LS2080A, LS1043A, LS1012A.

So append "A" to SoC names.

Signed-off-by: Pratiyush Mohan Srivastava &lt;pratiyush.srivastava@nxp.com&gt;
Signed-off-by: Prabhakar Kushwaha &lt;prabhakar.kushwaha@nxp.com&gt;
Reviewed-by: York Sun &lt;york.sun@nxp.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>arm: at91: taurus/axm: add DM and DTS support</title>
<updated>2016-06-26T18:17:22+00:00</updated>
<author>
<name>Heiko Schocher</name>
<email>hs@denx.de</email>
</author>
<published>2016-05-25T05:23:48+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8e6e8221c78ed283a45f8598c65ffe4d287dcf42'/>
<id>8e6e8221c78ed283a45f8598c65ffe4d287dcf42</id>
<content type='text'>
add DM and DTS support for the at91 based siemens
boards.

Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Reviewed-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
[rebased on current ToT]
Signed-off-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
add DM and DTS support for the at91 based siemens
boards.

Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Reviewed-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
[rebased on current ToT]
Signed-off-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>arm: at91: smartweb: add DM and DTS support</title>
<updated>2016-06-26T18:17:22+00:00</updated>
<author>
<name>Heiko Schocher</name>
<email>hs@denx.de</email>
</author>
<published>2016-05-25T05:23:47+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=13ee78907418872cc2c7943e3a82183af8229e8a'/>
<id>13ee78907418872cc2c7943e3a82183af8229e8a</id>
<content type='text'>
Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Reviewed-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
[rebased on current ToT]
Signed-off-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Reviewed-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
[rebased on current ToT]
Signed-off-by: Andreas Bießmann &lt;andreas@biessmann.org&gt;
</pre>
</div>
</content>
</entry>
</feed>
