<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/cei, branch v2017.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/cei?h=v2017.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/cei?h=v2017.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-07-28T18:02:47Z</updated>
<entry>
<title>dm: power: Convert as3722 to driver model</title>
<updated>2017-07-28T18:02:47Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2017-07-25T14:30:12Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e3f44f5c891da635123b734a056dd1275eb34d83'/>
<id>urn:sha1:e3f44f5c891da635123b734a056dd1275eb34d83</id>
<content type='text'>
Convert this PMIC driver to driver model and fix up other users. The
regulator and GPIO functions are now handled by separate drivers.

Update nyan-big to work correct. Three boards will need to be updated by
the maintainers: apalis-tk1, cei-tk1-som. Also the TODO in the code re
as3722_sd_set_voltage() needs to be completed.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Lukasz Majewski &lt;lukma@denx.de&gt;
Tested-by: Marcel Ziswiler &lt;marcel.ziswiler@toradex.com&gt;
Tested-on: Jetson-TK1
Tested-by: Stephen Warren &lt;swarren@nvidia.com&gt;
</content>
</entry>
<entry>
<title>ARM: tegra: Add support for TK1-SOM board from Colorado Engineering</title>
<updated>2016-09-01T16:24:30Z</updated>
<author>
<name>Peter Chubb</name>
<email>Peter.Chubb@data61.csiro.au</email>
</author>
<published>2016-08-30T22:54:46Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b615267633996a9410a88b54a55965d8b021f6f8'/>
<id>urn:sha1:b615267633996a9410a88b54a55965d8b021f6f8</id>
<content type='text'>
The Colorado TK1 SOM is a small form factor board similar to the
Jetson TK1.  The main differences lie in the pinmux, and in that the
PCIe controller is set to use in 4lanes+1lane, rather than 2+2.

The pinmux header here was generated from a spreadsheet provided by
Colorado Engineering using the tegra-pinmux scripts.  The spreadsheet
was converted from v09 to v11 by me.

Signed-off-by: Peter Chubb &lt;peter.chubb@data61.csiro.au&gt;
Acked-by: Stephen Warren &lt;swarren@nvidia.com&gt;
Signed-off-by: Tom Warren &lt;twarren@nvidia.com&gt;
</content>
</entry>
</feed>
