<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/freescale/mx6slevk, branch v2017.09</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/freescale/mx6slevk?h=v2017.09</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/freescale/mx6slevk?h=v2017.09'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2017-07-12T08:17:44Z</updated>
<entry>
<title>imx: reorganize IMX code as other SOCs</title>
<updated>2017-07-12T08:17:44Z</updated>
<author>
<name>Stefano Babic</name>
<email>sbabic@denx.de</email>
</author>
<published>2017-06-29T08:16:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=552a848e4f75e224515269a84a1155c84b762bc7'/>
<id>urn:sha1:552a848e4f75e224515269a84a1155c84b762bc7</id>
<content type='text'>
Change is consistent with other SOCs and it is in preparation
for adding SOMs. SOC's related files are moved from cpu/ to
mach-imx/&lt;SOC&gt;.

This change is also coherent with the structure in kernel.

Signed-off-by: Stefano Babic &lt;sbabic@denx.de&gt;

CC: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
CC: Akshay Bhat &lt;akshaybhat@timesys.com&gt;
CC: Ken Lin &lt;Ken.Lin@advantech.com.tw&gt;
CC: Marek Vasut &lt;marek.vasut@gmail.com&gt;
CC: Heiko Schocher &lt;hs@denx.de&gt;
CC: "Sébastien Szymanski" &lt;sebastien.szymanski@armadeus.com&gt;
CC: Christian Gmeiner &lt;christian.gmeiner@gmail.com&gt;
CC: Stefan Roese &lt;sr@denx.de&gt;
CC: Patrick Bruenn &lt;p.bruenn@beckhoff.com&gt;
CC: Troy Kisky &lt;troy.kisky@boundarydevices.com&gt;
CC: Nikita Kiryanov &lt;nikita@compulab.co.il&gt;
CC: Otavio Salvador &lt;otavio@ossystems.com.br&gt;
CC: "Eric Bénard" &lt;eric@eukrea.com&gt;
CC: Jagan Teki &lt;jagan@amarulasolutions.com&gt;
CC: Ye Li &lt;ye.li@nxp.com&gt;
CC: Peng Fan &lt;peng.fan@nxp.com&gt;
CC: Adrian Alonso &lt;adrian.alonso@nxp.com&gt;
CC: Alison Wang &lt;b18965@freescale.com&gt;
CC: Tim Harvey &lt;tharvey@gateworks.com&gt;
CC: Martin Donnelly &lt;martin.donnelly@ge.com&gt;
CC: Marcin Niestroj &lt;m.niestroj@grinn-global.com&gt;
CC: Lukasz Majewski &lt;lukma@denx.de&gt;
CC: Adam Ford &lt;aford173@gmail.com&gt;
CC: "Albert ARIBAUD (3ADEV)" &lt;albert.aribaud@3adev.fr&gt;
CC: Boris Brezillon &lt;boris.brezillon@free-electrons.com&gt;
CC: Soeren Moch &lt;smoch@web.de&gt;
CC: Richard Hu &lt;richard.hu@technexion.com&gt;
CC: Wig Cheng &lt;wig.cheng@technexion.com&gt;
CC: Vanessa Maegima &lt;vanessa.maegima@nxp.com&gt;
CC: Max Krummenacher &lt;max.krummenacher@toradex.com&gt;
CC: Stefan Agner &lt;stefan.agner@toradex.com&gt;
CC: Markus Niebel &lt;Markus.Niebel@tq-group.com&gt;
CC: Breno Lima &lt;breno.lima@nxp.com&gt;
CC: Francesco Montefoschi &lt;francesco.montefoschi@udoo.org&gt;
CC: Jaehoon Chung &lt;jh80.chung@samsung.com&gt;
CC: Scott Wood &lt;oss@buserror.net&gt;
CC: Joe Hershberger &lt;joe.hershberger@ni.com&gt;
CC: Anatolij Gustschin &lt;agust@denx.de&gt;
CC: Simon Glass &lt;sjg@chromium.org&gt;
CC: "Andrew F. Davis" &lt;afd@ti.com&gt;
CC: "Łukasz Majewski" &lt;l.majewski@samsung.com&gt;
CC: Patrice Chotard &lt;patrice.chotard@st.com&gt;
CC: Nobuhiro Iwamatsu &lt;iwamatsu@nigauri.org&gt;
CC: Hans de Goede &lt;hdegoede@redhat.com&gt;
CC: Masahiro Yamada &lt;yamada.masahiro@socionext.com&gt;
CC: Stephen Warren &lt;swarren@nvidia.com&gt;
CC: Andre Przywara &lt;andre.przywara@arm.com&gt;
CC: "Álvaro Fernández Rojas" &lt;noltari@gmail.com&gt;
CC: York Sun &lt;york.sun@nxp.com&gt;
CC: Xiaoliang Yang &lt;xiaoliang.yang@nxp.com&gt;
CC: Chen-Yu Tsai &lt;wens@csie.org&gt;
CC: George McCollister &lt;george.mccollister@gmail.com&gt;
CC: Sven Ebenfeld &lt;sven.ebenfeld@gmail.com&gt;
CC: Filip Brozovic &lt;fbrozovic@gmail.com&gt;
CC: Petr Kulhavy &lt;brain@jikos.cz&gt;
CC: Eric Nelson &lt;eric@nelint.com&gt;
CC: Bai Ping &lt;ping.bai@nxp.com&gt;
CC: Anson Huang &lt;Anson.Huang@nxp.com&gt;
CC: Sanchayan Maity &lt;maitysanchayan@gmail.com&gt;
CC: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
CC: Patrick Delaunay &lt;patrick.delaunay@st.com&gt;
CC: Gary Bisson &lt;gary.bisson@boundarydevices.com&gt;
CC: Alexander Graf &lt;agraf@suse.de&gt;
CC: u-boot@lists.denx.de
Reviewed-by: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Reviewed-by: Christian Gmeiner &lt;christian.gmeiner@gmail.com&gt;
</content>
</entry>
<entry>
<title>mx6slevk: Fix unused variable warning</title>
<updated>2017-05-12T12:37:24Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2017-05-09T02:14:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=61ebeb9998c66d3be6ea66a8afa3f553c64abbf2'/>
<id>urn:sha1:61ebeb9998c66d3be6ea66a8afa3f553c64abbf2</id>
<content type='text'>
The variable usdhc1_pads is only referenced during SPL builds, add a
guard.

Cc: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Cc: Peng Fan &lt;peng.fan@nxp.com&gt;
Cc: Stefano Babic &lt;sbabic@denx.de&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
Reviewed-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>imx: mx6slevk: enable more DM drivers</title>
<updated>2017-03-20T18:01:34Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2017-03-04T02:45:44Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=001cdbbb32ef1f62f5913f2913eab49e3270ee7b'/>
<id>urn:sha1:001cdbbb32ef1f62f5913f2913eab49e3270ee7b</id>
<content type='text'>
Enable more DM drivers. The imx I2C/MMC DM drivers needs DM_GPIO
enabled. So needs to enable them together.

DM FEC and SPI are not enabled, but they use gpio in board code.
So use gpio_request first to request the gpio, because DM_GPIO
is enabled.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Cc: Stefano Babic &lt;sbabic@denx.de&gt;
</content>
</entry>
<entry>
<title>imx: s/docs\/README.imximage/doc\/README.imximage/g</title>
<updated>2016-10-26T14:53:16Z</updated>
<author>
<name>Jagan Teki</name>
<email>jagan@amarulasolutions.com</email>
</author>
<published>2016-10-08T12:30:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=03bf9d58b96c56ba0554f3bf908e49ce8ec58053'/>
<id>urn:sha1:03bf9d58b96c56ba0554f3bf908e49ce8ec58053</id>
<content type='text'>
Fixed typo for doc/README.imximage on respective imximage.cfg files.

Cc: Tom Rini &lt;trini@konsulko.com&gt;
Cc: Stefano Babic &lt;sbabic@denx.de&gt;
Cc: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Acked-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Signed-off-by: Jagan Teki &lt;jagan@amarulasolutions.com&gt;
</content>
</entry>
<entry>
<title>mx6: ddr: Allow changing REFSEL and REFR fields</title>
<updated>2016-09-06T16:22:48Z</updated>
<author>
<name>Fabio Estevam</name>
<email>fabio.estevam@nxp.com</email>
</author>
<published>2016-08-29T23:37:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=edf0093732225c2fd0791c3864e9a3eef1f92f19'/>
<id>urn:sha1:edf0093732225c2fd0791c3864e9a3eef1f92f19</id>
<content type='text'>
Currently MX6 SPL DDR initialization hardcodes the REF_SEL and
REFR fields of the MDREF register as 1 and 7, respectively for
DDR3 and 0 and 3 for LPDDR2.

Looking at the MDREF initialization done via DCD we see that
boards do need to initialize these fields differently:

$ git grep 0x021b0020 board/
board/bachmann/ot1200/mx6q_4x_mt41j128.cfg:DATA 4 0x021b0020 0x00005800
board/ccv/xpress/imximage.cfg:DATA 4 0x021b0020 0x00000800 /* MMDC0_MDREF */
board/freescale/mx6qarm2/imximage.cfg:DATA 4 0x021b0020 0x7800
board/freescale/mx6qarm2/imximage.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6qarm2/imximage_mx6dl.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6qarm2/imximage_mx6dl.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6qsabreauto/imximage.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6qsabreauto/mx6dl.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6qsabreauto/mx6qp.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6sabresd/mx6dlsabresd.cfg:DATA 4      0x021b0020 0x00005800
board/freescale/mx6sabresd/mx6q_4x_mt41j128.cfg:DATA 4 0x021b0020 0x00005800
board/freescale/mx6slevk/imximage.cfg:DATA 4 0x021b0020 0x00001800
board/freescale/mx6sxsabreauto/imximage.cfg:DATA 4 0x021b0020 0x00000800
board/freescale/mx6sxsabresd/imximage.cfg:DATA 4 0x021b0020 0x00000800
board/warp/imximage.cfg:DATA 4 0x021b0020 0x00001800

So introduce a mechanism for users to be able to configure
REFSEL and REFR fields as needed.

Keep all the mx6 SPL users in their current REF_SEL and REFR values,
so no functional changes for the existing users.

Signed-off-by: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Reviewed-by: Eric Nelson &lt;eric@nelint.com&gt;
</content>
</entry>
<entry>
<title>mx6slevk: Avoid hardcoded RAM size</title>
<updated>2016-07-12T15:58:49Z</updated>
<author>
<name>Vanessa Maegima</name>
<email>vanessa.maegima@nxp.com</email>
</author>
<published>2016-06-09T18:28:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8259e9c9adc263a3e9619bd4713dfddea19509b8'/>
<id>urn:sha1:8259e9c9adc263a3e9619bd4713dfddea19509b8</id>
<content type='text'>
Instead of passing the total RAM size via PHYS_SDRAM_SIZE option,
we should better use imx_ddr_size() function, which automatically
determines the RAM size.

Signed-off-by: Vanessa Maegima &lt;vanessa.maegima@nxp.com&gt;
Reviewed-by: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Reviewed-by: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
</content>
</entry>
<entry>
<title>cosmetic: mx6slevk: Minor coding-style fix</title>
<updated>2016-05-31T15:37:44Z</updated>
<author>
<name>Sebastien Bourdelin</name>
<email>sebastien.bourdelin@savoirfairelinux.com</email>
</author>
<published>2016-05-20T18:19:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cb82c38eff193d6b0685e26020109ca5cac9f0ea'/>
<id>urn:sha1:cb82c38eff193d6b0685e26020109ca5cac9f0ea</id>
<content type='text'>
Fix the brace indentation in board_mmc_init().

Signed-off-by: Sebastien Bourdelin &lt;sebastien.bourdelin@savoirfairelinux.com&gt;
</content>
</entry>
<entry>
<title>Merge branch 'master' of git://www.denx.de/git/u-boot-imx</title>
<updated>2016-04-13T11:19:50Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2016-04-13T11:19:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=814013253fd4cf932d0fb32f7043f09a2a748d9a'/>
<id>urn:sha1:814013253fd4cf932d0fb32f7043f09a2a748d9a</id>
<content type='text'>
</content>
</entry>
<entry>
<title>mx6slevk: imximage.cfg: update to fix tINIT3 and tIH-CA violations</title>
<updated>2016-04-03T17:18:45Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2016-04-01T21:54:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=59c9e9b408014025cfa158a98aeafbcf33aa2d3d'/>
<id>urn:sha1:59c9e9b408014025cfa158a98aeafbcf33aa2d3d</id>
<content type='text'>
Having had a similar board and memory part under logic analyzer, a
tINIT3 violation was measured.  The fix was involved keeping tXPR and
SDE_to_RST at the power-on defaults and setting RST_to_CKE the JEDEC
value for LPDDR2.  There was also a tIH-CA violation and this was
resolved by writing the default value in rather than what the script
here uses.

Cc: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
Cc: Peng Fan &lt;peng.fan@nxp.com&gt;
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
Reviewed-by: Fabio Estevam &lt;fabio.estevam@nxp.com&gt;
</content>
</entry>
<entry>
<title>usb: Rename ehci-fsl.h to ehci-ci.h</title>
<updated>2016-04-01T21:18:10Z</updated>
<author>
<name>Mateusz Kulikowski</name>
<email>mateusz.kulikowski@gmail.com</email>
</author>
<published>2016-03-31T21:12:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e162c6b1a758c6bda26417c1075fef7a97fb6743'/>
<id>urn:sha1:e162c6b1a758c6bda26417c1075fef7a97fb6743</id>
<content type='text'>
Most of ehci-fsl header describe USB controller
designed by Chipidea and used by various SoC vendors.

This patch renames it to a generic header: ehci-ci.h
Contents of file are not changed (so it contains several
references to freescale SoCs).

Signed-off-by: Mateusz Kulikowski &lt;mateusz.kulikowski@gmail.com&gt;
Acked-by: Marek Vasut &lt;marex@denx.de&gt;
Tested-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
</feed>
