<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/google, branch v2021.01</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/google?h=v2021.01</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/google?h=v2021.01'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-11-13T10:15:08Z</updated>
<entry>
<title>rockchip: gru: Allow setting up clocks in U-Boot proper</title>
<updated>2020-11-13T10:15:08Z</updated>
<author>
<name>Alper Nebi Yasak</name>
<email>alpernebiyasak@gmail.com</email>
</author>
<published>2020-10-27T21:15:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=13634bb6585ec0e789da7504146873fb492456e5'/>
<id>urn:sha1:13634bb6585ec0e789da7504146873fb492456e5</id>
<content type='text'>
Commit fe974716326c ("rockchip: rk3288: Allow setting up clocks in
U-Boot proper") fixes some clock issues when chainloading U-Boot on
rk3288 chromebooks. Part of that change is still available in veyron's
board_early_init_r() function. Since chain-loading U-Boot proper from
vendor firmware is possible on gru boards as well, do the same thing for
them too.

On rk3399, this needs to detect whether SPL was run via handoff, so
enable that and bloblist kconfigs it needs for chromebook_bob.

Signed-off-by: Alper Nebi Yasak &lt;alpernebiyasak@gmail.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Kever Yang&lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>x86: coral: Correct max98357 file</title>
<updated>2020-11-10T01:35:57Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-11-09T13:41:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6486eaa0243826e46ee629599146c205e57590e2'/>
<id>urn:sha1:6486eaa0243826e46ee629599146c205e57590e2</id>
<content type='text'>
This somehow ended up as an empty file. Fix it.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Acked-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>board: Rename uclass to sysinfo</title>
<updated>2020-11-06T02:18:20Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-11-05T13:32:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3a8ee3df836614b68881f5b84d3197305ee1b08e'/>
<id>urn:sha1:3a8ee3df836614b68881f5b84d3197305ee1b08e</id>
<content type='text'>
This uclass is intended to provide a way to obtain information about a
U-Boot board. But the concept of a U-Boot 'board' is the whole system,
not just one circuit board, meaning that 'board' is something of a
misnomer for this uclass.

In addition, the name 'board' is a bit overused in U-Boot and we want to
use the same uclass to provide SMBIOS information.

The obvious name is 'system' but that is so vague as to be meaningless.
Use 'sysinfo' instead, since this uclass is aimed at providing information
on the system.

Rename everything accordingly.

Note: Due to the patch delta caused by the symbol renames, this patch
shows some renamed files as being deleted in one place and created in
another.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>x86: coral: Add audio descriptor files</title>
<updated>2020-09-25T03:27:24Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-09-22T18:45:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a30898f2a18cd48d5490602dcb6979414a069a21'/>
<id>urn:sha1:a30898f2a18cd48d5490602dcb6979414a069a21</id>
<content type='text'>
Add files describing the various audio configurations supported on coral.
These are passed to Linux in the ACPI tables.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: coral: Add ACPI tables for coral</title>
<updated>2020-09-25T03:27:13Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-09-22T18:44:55Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=99e555a79ab882eb8b38886fa5dab053d4d64bfa'/>
<id>urn:sha1:99e555a79ab882eb8b38886fa5dab053d4d64bfa</id>
<content type='text'>
This device has a large set of ACPI tables. Bring these in from coreboot
so that full functionality is available (apart from SMI).

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: apl: Correct PCIE_ECAM_BASE</title>
<updated>2020-09-25T03:27:12Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-09-22T18:44:50Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4c44aa7aabdb8470c664eb3c23d82da0641571cd'/>
<id>urn:sha1:4c44aa7aabdb8470c664eb3c23d82da0641571cd</id>
<content type='text'>
This value is incorrect and causes problems booting Linux. Fix it.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>x86: Introduce USE_EARLY_BOARD_INIT option</title>
<updated>2020-09-01T05:38:31Z</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2020-08-20T10:02:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1d01d0c2f0962e26a3661a2a7d497afa3fc1ed34'/>
<id>urn:sha1:1d01d0c2f0962e26a3661a2a7d497afa3fc1ed34</id>
<content type='text'>
Introduce USE_EARLY_BOARD_INIT option and select it by the actual users.

Cc: George McCollister &lt;george.mccollister@gmail.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
Reviewed-by: Stefan Roese &lt;sr@denx.de&gt;
Reviewed-by: Aiden Park &lt;aiden.park@intel.com&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>treewide: convert bd_t to struct bd_info by coccinelle</title>
<updated>2020-07-17T13:30:13Z</updated>
<author>
<name>Masahiro Yamada</name>
<email>masahiroy@kernel.org</email>
</author>
<published>2020-06-26T06:13:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b75d8dc5642b71eb029e7cd38031a32029e736cc'/>
<id>urn:sha1:b75d8dc5642b71eb029e7cd38031a32029e736cc</id>
<content type='text'>
The Linux coding style guide (Documentation/process/coding-style.rst)
clearly says:

  It's a **mistake** to use typedef for structures and pointers.

Besides, using typedef for structures is annoying when you try to make
headers self-contained.

Let's say you have the following function declaration in a header:

  void foo(bd_t *bd);

This is not self-contained since bd_t is not defined.

To tell the compiler what 'bd_t' is, you need to include &lt;asm/u-boot.h&gt;

  #include &lt;asm/u-boot.h&gt;
  void foo(bd_t *bd);

Then, the include direcective pulls in more bloat needlessly.

If you use 'struct bd_info' instead, it is enough to put a forward
declaration as follows:

  struct bd_info;
  void foo(struct bd_info *bd);

Right, typedef'ing bd_t is a mistake.

I used coccinelle to generate this commit.

The semantic patch that makes this change is as follows:

  &lt;smpl&gt;
  @@
  typedef bd_t;
  @@
  -bd_t
  +struct bd_info
  &lt;/smpl&gt;

Signed-off-by: Masahiro Yamada &lt;masahiroy@kernel.org&gt;
</content>
</entry>
<entry>
<title>imx8m: Refactor the OPTEE memory removal</title>
<updated>2020-07-14T07:23:48Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2020-07-09T07:26:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3c41728d80f7a6178dd4ec91c28347d9768ab200'/>
<id>urn:sha1:3c41728d80f7a6178dd4ec91c28347d9768ab200</id>
<content type='text'>
Current codes assume the OPTEE address is at the end of first DRAM bank.
Adjust the process to allow OPTEE in the middle of first bank.

When OPTEE memory is removed from first bank, it may split the first bank
to two banks, adjust the MMU table for the split case,
Since the default CONFIG_NR_DRAM_BANKS is 4, it is enough, just enlarge
i.MX8MP evk to default to avoid issue.

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
Signed-off-by: Silvano di Ninno &lt;silvano.dininno@nxp.com&gt;
Tested-by: Silvano di Ninno &lt;silvano.dininno@nxp.com&gt;
Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
</content>
</entry>
<entry>
<title>rockchip: veyron: move board_early_init_f to _r (after reloc)</title>
<updated>2020-05-22T12:53:20Z</updated>
<author>
<name>Urja Rannikko</name>
<email>urjaman@gmail.com</email>
</author>
<published>2020-05-13T19:15:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=fffdf7290cee85232ee522e27c09c7f1178e6219'/>
<id>urn:sha1:fffdf7290cee85232ee522e27c09c7f1178e6219</id>
<content type='text'>
Previously veyron_init() was called in board_init() context, which is
called after relocation. Moving it to veyron.c used board_early_init_f
which is called way earlier, and causes veyron_init to hang.
Using board_early_init_r instead fixes this.

Fixes: b678f2790c ("rockchip: rk3288: Move veyron_init() back to veyron.c")
Signed-off-by: Urja Rannikko &lt;urjaman@gmail.com&gt;
Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
</feed>
