<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/phytec/common, branch v2024.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/phytec/common?h=v2024.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/phytec/common?h=v2024.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2024-07-10T19:36:22Z</updated>
<entry>
<title>board: phytec: k3: k3_ddrss_patch: Add ddr phy reg count</title>
<updated>2024-07-10T19:36:22Z</updated>
<author>
<name>Dominik Haller</name>
<email>d.haller@phytec.de</email>
</author>
<published>2024-07-02T09:22:40Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9945a30e2ed1e1a62585355865755e0e1b744d0a'/>
<id>urn:sha1:9945a30e2ed1e1a62585355865755e0e1b744d0a</id>
<content type='text'>
Add and use the correct number of ddr phy registers to update the
corresponding settings.

Fixes: cbf5c99ef317 ("board: phytec: common: Introduce a method to inject DDR timings deltas")
Signed-off-by: Dominik Haller &lt;d.haller@phytec.de&gt;
Reviewed-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: common: k3: Copy fixed partitions to OS device tree</title>
<updated>2024-06-18T16:28:59Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2024-06-10T13:33:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e9c4448f809e1f48701c25711ef926bbeb7addc5'/>
<id>urn:sha1:e9c4448f809e1f48701c25711ef926bbeb7addc5</id>
<content type='text'>
Copy fixed-partitions nodes from U-Boot device tree to OS device tree.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Reviewed-by: Daniel Schultz &lt;d.schultz@phytec.de&gt;
</content>
</entry>
<entry>
<title>Merge patch series "*** phyCORE-AM62x: DDR detection / Inject DDR timing deltas ***"</title>
<updated>2024-06-07T20:03:36Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2024-06-07T20:03:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0329779bfb911221c056e50710773731619b0310'/>
<id>urn:sha1:0329779bfb911221c056e50710773731619b0310</id>
<content type='text'>
Wadim Egorov &lt;w.egorov@phytec.de&gt; says:

Changes in v2:
  - Reabse to current next
  - Add Tested-by: John Ma &lt;jma@phytec.com&gt;
  - Add Kconfig option to select RAM size statically
  - Make board/phytec/common/k3 always compile for CONFIG_ARCH_K3

v1: https://lists.denx.de/pipermail/u-boot/2024-May/553057.html
</content>
</entry>
<entry>
<title>board: phytec: am62x: Add support for 1 &amp; 4 GB RAM variants</title>
<updated>2024-06-07T20:02:26Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2024-05-22T07:55:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0be402375d9fcddc7d4910f1918d2475c21dd735'/>
<id>urn:sha1:0be402375d9fcddc7d4910f1918d2475c21dd735</id>
<content type='text'>
Use content of EEPROM to detect the actual RAM size and adjust
DDR timings, size and banks accordingly.
Also enable the SoM detection per default in the defconfigs.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Tested-by: John Ma &lt;jma@phytec.com&gt;
</content>
</entry>
<entry>
<title>board: phytec: common: Introduce a method to inject DDR timings deltas</title>
<updated>2024-06-07T20:02:26Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2024-05-22T07:55:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cbf5c99ef317a135ffa9127794d3442a687e4fb8'/>
<id>urn:sha1:cbf5c99ef317a135ffa9127794d3442a687e4fb8</id>
<content type='text'>
Introduce fdt_apply_ddrss_timings_patch() to allow board code to
override DDR settings in the device tree prior to DDRSS driver probing.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Tested-by: John Ma &lt;jma@phytec.com&gt;
</content>
</entry>
<entry>
<title>board: phytec: Fix function definitions in AM6x SOM detection</title>
<updated>2024-06-07T20:02:26Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2024-05-22T07:55:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=161acbdfb0fc00c41845aded6667479be2a99e95'/>
<id>urn:sha1:161acbdfb0fc00c41845aded6667479be2a99e95</id>
<content type='text'>
Functions are declared as phytec_am6* and not phytec_am62*.
Update the definitions to match the declarations.

Fixes: 9d152c23279c ("board: phytec: Add SOM detection for AM6x")

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Tested-by: John Ma &lt;jma@phytec.com&gt;
Reviewed-by: Dhruva Gole &lt;d-gole@ti.com&gt;
</content>
</entry>
<entry>
<title>board: phytec: Make AM6 SoM detection depend on I2C</title>
<updated>2024-06-07T20:02:26Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2024-05-22T07:55:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=12f09c19b7c9cc9c4cbe88b0c33f69eea716c344'/>
<id>urn:sha1:12f09c19b7c9cc9c4cbe88b0c33f69eea716c344</id>
<content type='text'>
SoM detection is using I2C driver model functions.
Let's depend on I2C.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Tested-by: John Ma &lt;jma@phytec.com&gt;
Reviewed-by: Dhruva Gole &lt;d-gole@ti.com&gt;
</content>
</entry>
<entry>
<title>board: phytec: common: k3: Set MAC</title>
<updated>2024-06-07T20:01:53Z</updated>
<author>
<name>Daniel Schultz</name>
<email>d.schultz@phytec.de</email>
</author>
<published>2024-05-22T06:18:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=946ae83246e89c05ddb83af6637b8af29f32bc2f'/>
<id>urn:sha1:946ae83246e89c05ddb83af6637b8af29f32bc2f</id>
<content type='text'>
Read the EEPROM API v3 content and set all available
MAC-Addresses to the environment.

Signed-off-by: Daniel Schultz &lt;d.schultz@phytec.de&gt;
Reviewed-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Tested-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: common: Add API v3</title>
<updated>2024-06-07T20:01:53Z</updated>
<author>
<name>Daniel Schultz</name>
<email>d.schultz@phytec.de</email>
</author>
<published>2024-05-22T06:18:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b100c2458a13356e33ddcad0cb14906e41522cea'/>
<id>urn:sha1:b100c2458a13356e33ddcad0cb14906e41522cea</id>
<content type='text'>
This API is based on a block structure with a 8 Byte large
API v3 header and various of different blocks following. It extends
our current API v2, which is always 32 Byte large, and is located
directly after v2.

Add the MAC block as first block type. It contains the physical
Ehternet interface number, a MAC address and a CRC checksum over the
MAC payload.

Signed-off-by: Daniel Schultz &lt;d.schultz@phytec.de&gt;
Tested-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: common: Move API v2 init to new function</title>
<updated>2024-06-07T20:01:53Z</updated>
<author>
<name>Daniel Schultz</name>
<email>d.schultz@phytec.de</email>
</author>
<published>2024-05-22T06:18:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2c3afb76d74f4218edcbc25b4f851d45ee0964c7'/>
<id>urn:sha1:2c3afb76d74f4218edcbc25b4f851d45ee0964c7</id>
<content type='text'>
Move the entire initialization code for API v2 into a dedicated
function. This rework will allow to easily integrate the API v3
as next step during init.

Signed-off-by: Daniel Schultz &lt;d.schultz@phytec.de&gt;
Tested-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
</content>
</entry>
</feed>
