<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/phytec, branch next</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/phytec?h=next</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/phytec?h=next'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2026-08-03T12:31:05Z</updated>
<entry>
<title>board: phycore_imx8mm: add 1 and 4GB RAM timings</title>
<updated>2026-08-03T12:31:05Z</updated>
<author>
<name>INgo Rah</name>
<email>ingo.rah@linutronix.de</email>
</author>
<published>2026-07-09T14:34:27Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=14ca9eb18daa816f2a7b33fe51d6619d27b325ee'/>
<id>urn:sha1:14ca9eb18daa816f2a7b33fe51d6619d27b325ee</id>
<content type='text'>
The Phytec Tauri L is sold with multiple memory configurations beyond the
base 2 GB variant. To support these alternative capacities seamlessly,
read the physical memory size directly from the EEPROM of the underlying
phyCORE module and apply the appropriate DDR timing parameters at runtime.

Alternatively, a fixed memory configuration can still be enforced via a
dedicated Kconfig option if dynamic detection is not desired.

Note that while U-Boot correctly discovers the full physical memory bank,
the device tree excludes the memory beyond 3 GB  (below the 4 GB boundary).
This ensures that U-Boot allocations and early EFI staging buffers remain
safe from 32-bit interconnect DMA limitations inherent to some i.MX8MM
IP blocks.

Signed-off-by: INgo Rah &lt;ingo.rah@linutronix.de&gt;
Reviewed-by: Gregor Herburger &lt;gregor.herburger@linutronix.de&gt;
Reviewed-by: Benedikt Spranger &lt;b.spranger@linutronix.de&gt;
Reviewed-by: Yannic Moog &lt;y.moog@phytec.de&gt;
Tested-by: Yannic Moog &lt;y.moog@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phycore_imx8mm: update RAM timings</title>
<updated>2026-08-03T12:31:05Z</updated>
<author>
<name>INgo Rah</name>
<email>ingo.rah@linutronix.de</email>
</author>
<published>2026-07-09T14:34:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f2f1a1e7d218991393a0474876c7bcda3e0c5ec4'/>
<id>urn:sha1:f2f1a1e7d218991393a0474876c7bcda3e0c5ec4</id>
<content type='text'>
Updated RAM timings with new generated settings using
DDR Tool v3.6.0_22-aa018543.
Provide functions for 1GB, 4GB and revision 7 variants.

Signed-off-by: INgo Rah &lt;ingo.rah@linutronix.de&gt;
Reviewed-by: Gregor Herburger &lt;gregor.herburger@linutronix.de&gt;
Reviewed-by: Benedikt Spranger &lt;b.spranger@linutronix.de&gt;
Tested-by: Yannic Moog &lt;y.moog@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: phycore_am68x: Turn off pmic watchdog</title>
<updated>2026-07-28T18:30:55Z</updated>
<author>
<name>Dominik Haller</name>
<email>d.haller@phytec.de</email>
</author>
<published>2026-07-15T23:17:40Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=cecee552a732500cf822c94014fdc56fddd1af4e'/>
<id>urn:sha1:cecee552a732500cf822c94014fdc56fddd1af4e</id>
<content type='text'>
Starting with pmic firmware version 5 the watchdog is enabled with a
timeout window of 13 minutes by default.

The TI EVMs use a dip switch to control a gpio on the pmic which gets
configured as DISABLE_WDOG by the firmware.
On the phycore_am68x there is no such dip switch so pull resistors would be
necessary. Using mcu_i2c0 to turn off the pmic watchdog works with all
hardware and pmic firmware combinations.

Signed-off-by: Dominik Haller &lt;d.haller@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: phycore-am62: select tifsstub via FIT config</title>
<updated>2026-07-16T18:03:40Z</updated>
<author>
<name>Aristo Chen</name>
<email>aristo.chen@canonical.com</email>
</author>
<published>2026-06-23T14:15:16Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=857c2151ca8d41add88fec01a7fea8965d0d2c74'/>
<id>urn:sha1:857c2151ca8d41add88fec01a7fea8965d0d2c74</id>
<content type='text'>
Use the k3_fit_config_match_security_state() helper introduced in the
earlier "arm: k3: select tifsstub via board_fit_config_name_match"
patch to pick the right tifsstub variant on phycore AM62x and AM62Ax
SoMs at FIT config selection time.

The k3-am625-phycore-som-binman.dtsi and
k3-am62a-phycore-som-binman.dtsi FIT images are split into
per-security-state configurations (conf-hs-se, conf-hs-fs), and
board_fit_config_name_match() in each phycore board file forwards to
the shared K3 helper.

Signed-off-by: Aristo Chen &lt;aristo.chen@canonical.com&gt;
</content>
</entry>
<entry>
<title>Kconfig: board: restyle</title>
<updated>2026-06-25T20:06:55Z</updated>
<author>
<name>Johan Jonker</name>
<email>jbx6244@gmail.com</email>
</author>
<published>2026-06-09T01:26:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=df3d87bd695656f879604b2089434a64ef74dbb6'/>
<id>urn:sha1:df3d87bd695656f879604b2089434a64ef74dbb6</id>
<content type='text'>
Restyle all Kconfigs:
Menu entries   : no space left
Menu attributes: 1 TAB
Help text      : 1 TAB + 2 spaces

Signed-off-by: Johan Jonker &lt;jbx6244@gmail.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>treewide: move bi_dram[] from bd to gd</title>
<updated>2026-06-25T00:13:24Z</updated>
<author>
<name>Ilias Apalodimas</name>
<email>ilias.apalodimas@linaro.org</email>
</author>
<published>2026-06-17T07:48:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1174c99ab421168221be372bd83a4143bf5f167d'/>
<id>urn:sha1:1174c99ab421168221be372bd83a4143bf5f167d</id>
<content type='text'>
Currently, the bi_dram[] information is stored in the board info
structure (bd). Because bd is only valid after reserve_board(),
dram_init_banksize() must be called late in the initialization process.
This limitation is problematic, as it forces us to rely on a variety of
bespoke functions to determine board RAM, bank memory sizes, and other
early setup requirements.

By moving bi_dram[] into the global data (gd), we can run it earlier.
This is particularly convenient since boards define their own
dram_init_banksize() routines, which do not always rely on parsing
Device Tree (DT) memory nodes.

Additionally, U-Boot defaults to relocating to the top of the first memory
bank. While boards currently use custom functions to override this
behavior, having the DRAM bank information available earlier in gd makes
relocating to a different bank trivial and standardizes the process.

Reviewed-by: Anshul Dalal &lt;anshuld@ti.com&gt;
Tested-by: Michal Simek &lt;michal.simek@amd.com&gt; # Versal Gen 2 Vek385
Tested-by: Anshul Dalal &lt;anshuld@ti.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
Signed-off-by: Ilias Apalodimas &lt;ilias.apalodimas@linaro.org&gt;
Tested-by: Christophe Leroy (CS GROUP) &lt;chleroy@kernel.org&gt;
</content>
</entry>
<entry>
<title>board: phytec: phycore_am68x: Update rm-cfg</title>
<updated>2026-05-29T20:22:38Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2026-05-13T07:19:01Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=68532aab6d37260bf74dc8b9035012e84f579e6f'/>
<id>urn:sha1:68532aab6d37260bf74dc8b9035012e84f579e6f</id>
<content type='text'>
Mirror the j721s2 changes from commit c4fcf9b806ae ("board: ti: j7*:
Update rm-cfg and tifs-rm-cfg") to repurpose allocated resources with
version V11.02.07 of k3-resource-partition.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
Acked-by: Dominik Haller &lt;d.haller@phytec.de&gt;
</content>
</entry>
<entry>
<title>board: phytec: phycore_am62x: Add tifs-rm-cfg</title>
<updated>2026-05-29T20:22:38Z</updated>
<author>
<name>Wadim Egorov</name>
<email>w.egorov@phytec.de</email>
</author>
<published>2026-05-13T07:18:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6edb2e1ce24a59cce2f1237a7c02274d0e5deaed'/>
<id>urn:sha1:6edb2e1ce24a59cce2f1237a7c02274d0e5deaed</id>
<content type='text'>
Add a separate tifs-rm-cfg.yaml so the TIFS bundle uses the trimmed
TIFS view instead of reusing rm-cfg.yaml, matching the rest of the
AM62 boards.

Mirrors commit 964bda9e805d ("board: ti: am62x: tifs-rm-cfg: Add the
missing tifs-rm-cfg:") for the phyCORE-AM62x SoM.

Signed-off-by: Wadim Egorov &lt;w.egorov@phytec.de&gt;
</content>
</entry>
<entry>
<title>imx8mp: libra-fpsc: Convert to DM_PMIC</title>
<updated>2026-04-02T12:11:33Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2026-03-30T14:04:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c93520a4ba34414fdfd84ce0824d6c67a958d518'/>
<id>urn:sha1:c93520a4ba34414fdfd84ce0824d6c67a958d518</id>
<content type='text'>
Convert the board to use DM_PMIC instead of the legacy SPL I2C/PMIC
handling.

Changes include:
- Enable DM_PMIC, DM_PMIC_PCA9450, and SPL_DM_PMIC_PCA9450 in defconfig.
- Drop legacy SPL I2C and PMIC options.
- Remove manual I2C1 pad setup and legacy power_pca9450_init() usage.
- Use DM-based pmic_get() with the DT node "pmic@25".
- Update PMIC register programming to use struct udevice API.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: Yannic Moog &lt;y.moog@phytec.de&gt;
Tested-by: Yannic Moog &lt;y.moog@phytec.de&gt;
Reviewed-by: Teresa Remmet &lt;t.remmet@phytec.de&gt;
</content>
</entry>
<entry>
<title>imx8mp: phyboard-pollux-rdk: Convert to DM_PMIC</title>
<updated>2026-04-02T12:11:33Z</updated>
<author>
<name>Peng Fan</name>
<email>peng.fan@nxp.com</email>
</author>
<published>2026-03-30T14:04:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d515edf2ad0ebdce8c8a98b1753dda923ebca00d'/>
<id>urn:sha1:d515edf2ad0ebdce8c8a98b1753dda923ebca00d</id>
<content type='text'>
Convert the board to use DM_PMIC instead of the legacy SPL I2C/PMIC
handling.

Changes include:
- Enable DM_PMIC, DM_PMIC_PCA9450, and SPL_DM_PMIC_PCA9450 in defconfig.
- Drop legacy SPL I2C and PMIC options.
- Remove manual I2C1 pad setup and legacy power_pca9450_init() usage.
- Use DM-based pmic_get() with the DT node "pmic@25".
- Update PMIC register programming to use struct udevice API.

Signed-off-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: Yannic Moog &lt;y.moog@phytec.de&gt;
Tested-by: Yannic Moog &lt;y.moog@phytec.de&gt;
Reviewed-by: Teresa Remmet &lt;t.remmet@phytec.de&gt;
</content>
</entry>
</feed>
