<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board/ti, branch v2017.01</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/board/ti?h=v2017.01</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/board/ti?h=v2017.01'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2016-12-09T20:00:03Z</updated>
<entry>
<title>arm: am33xx: Initialize EMIF REG_PR_OLD_COUNT for BBB and am335x-evm</title>
<updated>2016-12-09T20:00:03Z</updated>
<author>
<name>Jyri Sarha</name>
<email>jsarha@ti.com</email>
</author>
<published>2016-12-09T10:29:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8c17cbdf8a8023abdd0009af4dc9dbc0541b4a0f'/>
<id>urn:sha1:8c17cbdf8a8023abdd0009af4dc9dbc0541b4a0f</id>
<content type='text'>
Initialize EMIF OCP_CONFIG registers REG_COS_COUNT_1, REG_COS_COUNT_2,
and REG_PR_OLD_COUNT field for Beaglebone-Black and am335x-evm. With
the default values LCDC suffers from DMA FIFO underflows and frame
synchronization lost errors. The initialization values are the highest
that work flawlessly when heavy memory load is generated by CPU. 32bpp
colors were used in the test. On BBB the video mode used 110MHz pixel
clock. The mode supported by the panel of am335x-evm uses 30MHz pixel
clock.

Signed-off-by: Jyri Sarha &lt;jsarha@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>am57xx: Set tps659038 PMIC GPIO7 pad mux value to POWERHOLD</title>
<updated>2016-12-09T13:40:09Z</updated>
<author>
<name>Keerthy</name>
<email>j-keerthy@ti.com</email>
</author>
<published>2016-11-30T09:32:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=385d3632ba63f9a60047fa9f4f0a7d9629bc0613'/>
<id>urn:sha1:385d3632ba63f9a60047fa9f4f0a7d9629bc0613</id>
<content type='text'>
The GPIO7 pad mux should be programmed to POWERHOLD value
as per board design. In cases where the PMIC is shut off the
mux is set to GPIO7 mode. So during initialization to be on the
safer side set the mode to POWERHOLD.

Signed-off-by: Keerthy &lt;j-keerthy@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: DRA7: AMxx: Make sure that the SPL always reads the configuration EEPROM</title>
<updated>2016-12-05T16:04:40Z</updated>
<author>
<name>Jean-Jacques Hiblot</name>
<email>jjhiblot@ti.com</email>
</author>
<published>2016-12-01T09:37:03Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a3a23c97b624fd580a9c5cda3f902af1fc17c801'/>
<id>urn:sha1:a3a23c97b624fd580a9c5cda3f902af1fc17c801</id>
<content type='text'>
The bootrom may corrupt the area of SRAM used to store the ti_common_eeprom
structure. This patch makes sure that it's always read after a reset, even
if a valid MAGIC number is found in the SRAM.

Signed-off-by: Jean-Jacques Hiblot &lt;jjhiblot@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>ARM: dts: AM571x-IDK Initial Support</title>
<updated>2016-12-04T18:54:56Z</updated>
<author>
<name>Schuyler Patton</name>
<email>spatton@ti.com</email>
</author>
<published>2016-11-25T05:44:25Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=45e7f7e78b212e6ff10d396d35c3e4500fb36860'/>
<id>urn:sha1:45e7f7e78b212e6ff10d396d35c3e4500fb36860</id>
<content type='text'>
Add initial DTS support for AM571-IDK evm.

Signed-off-by: Schuyler Patton &lt;spatton@ti.com&gt;
Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am57xx: Add support for the am571x idk</title>
<updated>2016-12-04T18:54:55Z</updated>
<author>
<name>Steve Kipisz</name>
<email>s-kipisz2@ti.com</email>
</author>
<published>2016-11-25T05:44:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4d8397c66fefb079ac37911597a24709e785f0b7'/>
<id>urn:sha1:4d8397c66fefb079ac37911597a24709e785f0b7</id>
<content type='text'>
The AM571x Industrial Development Kit (IDK) is a board based on TI's
AM571x SoC which has a single core 1.5GHz Cortex-A15processor. This
board is a development platform for the Industrial Market with:

- 1GB of DDR3L
- Dual 1Gbps Ethernet
- HDMI
- PRU-ICSS
- uSD
- 16GB eMMC
- CAN
- RS-485
- PCIe
- USB3.0
- Video Input Port
- Industrial IO port and expansion connector

The PRU/ICSS will be supported by 3rd party software for EtherCat,
Profibus, and other Industrial protocols.

The link to the data sheet and TRM can be found here:
http://www.ti.com/product/AM5718

Signed-off-by: Steve Kipisz &lt;s-kipisz2@ti.com&gt;
Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am572x-idk: Update pinmux using latest PMT</title>
<updated>2016-12-04T18:54:55Z</updated>
<author>
<name>Lokesh Vutla</name>
<email>lokeshvutla@ti.com</email>
</author>
<published>2016-11-25T05:44:23Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c887bef89b8e830ac01d9f5c291fcb58ea57fbe3'/>
<id>urn:sha1:c887bef89b8e830ac01d9f5c291fcb58ea57fbe3</id>
<content type='text'>
Update the board pinmux for AM572x-IDK board using latest PMT[1] and the
board files named am572x_idk_v1p3b_sr2p0 that were autogenerated on
20th October, 2016 by "Steve Kipisz &lt;s-kipisz2@ti.com&gt;" and
"Tom Johnson &lt;thjohnson@ti.com&gt;".

[1] https://dev.ti.com/pinmux/app.html#/default/

Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am572x: Add pinmux for X15/GPEVM SR2.0 using latest PMT</title>
<updated>2016-12-04T18:54:55Z</updated>
<author>
<name>Nishanth Menon</name>
<email>nm@ti.com</email>
</author>
<published>2016-11-25T05:44:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=89a38953bdeda4288c8f602eae0552325395a71a'/>
<id>urn:sha1:89a38953bdeda4288c8f602eae0552325395a71a</id>
<content type='text'>
Update the board pinmux for AM572x-IDK board using latest PMT[1] and the
board files named am572x_gp_evm_A3a_sr2p0 that were autogenerated on
19th October, 2016 by "Ahmad Rashed&lt;a-rashed@ti.com&gt;".

[1] https://dev.ti.com/pinmux/app.html#/default/

Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am57xx: Update SR1.1 RGMII0 iodelay timings for x15/GPEVM</title>
<updated>2016-12-04T18:54:54Z</updated>
<author>
<name>Nishanth Menon</name>
<email>nm@ti.com</email>
</author>
<published>2016-11-25T05:44:21Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5d43e168eb1fb18ab8733f27de48f51583bb1dd3'/>
<id>urn:sha1:5d43e168eb1fb18ab8733f27de48f51583bb1dd3</id>
<content type='text'>
Update the timing for RGMII0 interface based on
PCT_DRA75x_DRA74x_SR1.1_v1.3.10 version (Jan 2016). This update
is for SR1.1

Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am57xx: Add support for detection of X15 revb1</title>
<updated>2016-12-04T18:54:54Z</updated>
<author>
<name>Lokesh Vutla</name>
<email>lokeshvutla@ti.com</email>
</author>
<published>2016-11-25T05:44:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f7f9f6be95bc1f484ec118714defd3d6f6f10d4a'/>
<id>urn:sha1:f7f9f6be95bc1f484ec118714defd3d6f6f10d4a</id>
<content type='text'>
BeagleBoard-X15 Rev B1 with SR1.1 platform have incompatible changes for HDMI
GPIO requiring new dtb support. This implies we have to properly identify
the platform now as well. Hence provide a different board name for the
Rev B1 variants.

Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>board: ti: am57xx: Add support for detection of reva3 variations for GPEVM</title>
<updated>2016-12-04T18:54:54Z</updated>
<author>
<name>Nishanth Menon</name>
<email>nm@ti.com</email>
</author>
<published>2016-11-25T05:44:19Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bf43ce6ca65355d8ad262d7bd55f5d05dbf55e25'/>
<id>urn:sha1:bf43ce6ca65355d8ad262d7bd55f5d05dbf55e25</id>
<content type='text'>
AM57xx evm Rev A3 with SR2.0 platform have incompatible changes for HDMI
GPIO requiring new dtb support. This implies we have to properly identify
the platform now as well. Hence provide a different board name for the
Rev A3 variations.

Signed-off-by: Nishanth Menon &lt;nm@ti.com&gt;
Signed-off-by: Lokesh Vutla &lt;lokeshvutla@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
</feed>
