<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/board, branch LABEL_2003_09_06_0055</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.
</subtitle>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<entry>
<title>* Add support for SK98xx driver</title>
<updated>2003-09-05T23:19:14+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-09-05T23:19:14+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=7152b1d0b3f8beec8c297d64664e41b4c4ef610a'/>
<id>7152b1d0b3f8beec8c297d64664e41b4c4ef610a</id>
<content type='text'>
* Add PCI support for SL8245 board

* Support IceCube board configurations with 1 x AMD AM29LV065 (8 MB)
  or 1 x AM29LV652 (two LV065 in one chip = 16 MB);
  Run IPB at 133 Mhz; adjust the MII clock frequency accordingly

* Set BRG_CLK on PM825/826 to 64MHz (VCO_OUT / 4, instead of 16  MHz)
  to allow for more accurate baudrate settings
  (error now 0.7% at 115 kbps, instead of 3.5% before)

* Patch by Andreas Mohr, 4 Sep 2003:
  Fix a lot of spelling errors
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
* Add PCI support for SL8245 board

* Support IceCube board configurations with 1 x AMD AM29LV065 (8 MB)
  or 1 x AM29LV652 (two LV065 in one chip = 16 MB);
  Run IPB at 133 Mhz; adjust the MII clock frequency accordingly

* Set BRG_CLK on PM825/826 to 64MHz (VCO_OUT / 4, instead of 16  MHz)
  to allow for more accurate baudrate settings
  (error now 0.7% at 115 kbps, instead of 3.5% before)

* Patch by Andreas Mohr, 4 Sep 2003:
  Fix a lot of spelling errors
</pre>
</div>
</content>
</entry>
<entry>
<title>Adjustments / cleanup for PPChameleon EVB board</title>
<updated>2003-09-03T14:03:26+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-09-03T14:03:26+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4d816774f120e5f0278197eb9de32a6e318cce04'/>
<id>4d816774f120e5f0278197eb9de32a6e318cce04</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>* Add support for PPChameleon Eval Board</title>
<updated>2003-09-02T22:48:03+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-09-02T22:48:03+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=12f34241cb9679c27a1ab3561766562f5a515eff'/>
<id>12f34241cb9679c27a1ab3561766562f5a515eff</id>
<content type='text'>
* Add support for P3G4 board

* Fix problem with MGT5100 FEC driver: add "early" MAC address
  initialization
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
* Add support for P3G4 board

* Fix problem with MGT5100 FEC driver: add "early" MAC address
  initialization
</pre>
</div>
</content>
</entry>
<entry>
<title>Patch by Yuli Barcohen, 7 Aug 2003:</title>
<updated>2003-08-31T18:37:54+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-31T18:37:54+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=326428cc8bbdddb30920a96b672abd0d59833ce4'/>
<id>326428cc8bbdddb30920a96b672abd0d59833ce4</id>
<content type='text'>
According to the MPC8260 User's Manual, PCI_MODE signal should be
reflected in SCCR register, and local bus pins configuration is taken
from HRCW and appears in SIUMCR. For some reason it does not work
this way, so the only possibility to detect if the board is
configured in PCI mode is to check the BCSR. This patch sets SCCR and
SIUMCR according to the BCSR.
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
According to the MPC8260 User's Manual, PCI_MODE signal should be
reflected in SCCR register, and local bus pins configuration is taken
from HRCW and appears in SIUMCR. For some reason it does not work
this way, so the only possibility to detect if the board is
configured in PCI mode is to check the BCSR. This patch sets SCCR and
SIUMCR according to the BCSR.
</pre>
</div>
</content>
</entry>
<entry>
<title>Patch by Raghu Krishnaprasad, 7 Aug 2003:</title>
<updated>2003-08-30T00:05:50+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-30T00:05:50+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0cb61d7dddb0d8c087f6df46a74815950668c97b'/>
<id>0cb61d7dddb0d8c087f6df46a74815950668c97b</id>
<content type='text'>
add support for Adder II MPC852T module
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
add support for Adder II MPC852T module
</pre>
</div>
</content>
</entry>
<entry>
<title>* Patch by George G. Davis, 19 Aug 2003:</title>
<updated>2003-08-29T22:00:43+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-29T22:00:43+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6f21347d49b1741e4b8247f5e2d3fa83ef169c25'/>
<id>6f21347d49b1741e4b8247f5e2d3fa83ef169c25</id>
<content type='text'>
  fix TI Innovator/OMAP1510 pin configs

* Patches by Kshitij, 18 Aug 2003
  - add support for arm926ejs cpu core
  - add support for TI OMAP 1610 Innovator Board
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
  fix TI Innovator/OMAP1510 pin configs

* Patches by Kshitij, 18 Aug 2003
  - add support for arm926ejs cpu core
  - add support for TI OMAP 1610 Innovator Board
</pre>
</div>
</content>
</entry>
<entry>
<title>* Fix ICU862 environment problem</title>
<updated>2003-08-28T09:41:22+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-28T09:41:22+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d94f92cbd7f4a4d3bf0d5d963b709c686e8f6633'/>
<id>d94f92cbd7f4a4d3bf0d5d963b709c686e8f6633</id>
<content type='text'>
* Fix RAM size detection for RMU board

* Implement "reset" for MGT5100/MPC5200 systems
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
* Fix RAM size detection for RMU board

* Implement "reset" for MGT5100/MPC5200 systems
</pre>
</div>
</content>
</entry>
<entry>
<title>* Make Ethernet autonegotiation on INCA-IP work for all clock rates;</title>
<updated>2003-08-17T18:55:18+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-17T18:55:18+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e0ac62d798ce60ec5d43125d4786e58b0d881836'/>
<id>e0ac62d798ce60ec5d43125d4786e58b0d881836</id>
<content type='text'>
  allow selection of clock frequency as "make" target

* Implement memory autosizing code for IceCube boards

* Configure network port on INCA-IP for autonegotiation

* Fix overflow problem in network timeout code

* Patch by Richard Woodruff, 8 Aug 2003:
  Allow crc32 to be used at address 0x000 (crc32_no_comp, too).
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
  allow selection of clock frequency as "make" target

* Implement memory autosizing code for IceCube boards

* Configure network port on INCA-IP for autonegotiation

* Fix overflow problem in network timeout code

* Patch by Richard Woodruff, 8 Aug 2003:
  Allow crc32 to be used at address 0x000 (crc32_no_comp, too).
</pre>
</div>
</content>
</entry>
<entry>
<title>* Fix PCI support for MPC5200 / IceCube Board</title>
<updated>2003-08-05T18:22:44+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-05T18:22:44+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=96e48cf6c14319f87b38a1d3b6ec9139c9d0469d'/>
<id>96e48cf6c14319f87b38a1d3b6ec9139c9d0469d</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>* Map ISP1362 USB OTG controller for NSCU board</title>
<updated>2003-08-05T17:43:17+00:00</updated>
<author>
<name>wdenk</name>
<email>wdenk</email>
</author>
<published>2003-08-05T17:43:17+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=bdccc4fedcf9c5fc1f06e8f833d792198c9d04ae'/>
<id>bdccc4fedcf9c5fc1f06e8f833d792198c9d04ae</id>
<content type='text'>
* Patch by Brad Parker, 02 Aug 2003:
  fix sc520_cdp problems

* Implement Boot Cycle Detection (Req. 2.3 of OSDL CGL Reqirements)

* Allow erase command to cross flash bank boundaries
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
* Patch by Brad Parker, 02 Aug 2003:
  fix sc520_cdp problems

* Implement Boot Cycle Detection (Req. 2.3 of OSDL CGL Reqirements)

* Allow erase command to cross flash bank boundaries
</pre>
</div>
</content>
</entry>
</feed>
