<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/configs, branch v2023.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/configs?h=v2023.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/configs?h=v2023.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2023-07-03T14:20:13Z</updated>
<entry>
<title>rockchip: Restore support for boot scripts in legacy image format</title>
<updated>2023-07-03T14:20:13Z</updated>
<author>
<name>Jonas Karlman</name>
<email>jonas@kwiboo.se</email>
</author>
<published>2023-06-26T19:43:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e37650846f3ff5241583fde526c95f8511130951'/>
<id>urn:sha1:e37650846f3ff5241583fde526c95f8511130951</id>
<content type='text'>
Use of CONFIG_SPL_FIT_SIGNATURE=y cause CONFIG_LEGACY_IMAGE_FORMAT=n as
default, this prevent boot scripts in legacy image format from working
and was an unintended change in the listed fixes commits:

  Wrong image format for "source" command

Add CONFIG_LEGACY_IMAGE_FORMAT=y to defconfig for affected boards to
restore support for boot scripts in legacy image format.

Fixes: 3bf8e4080763 ("board: rockchip: add Radxa ROCK5B Rk3588 board")
Fixes: cf777572ca31 ("rockchip: rockpro64: Use SDMA to boost eMMC performance")
Fixes: 6e2b8344d60c ("rockchip: rock-pi-4: Use SDMA to boost eMMC performance")
Fixes: 1bf49d5a4a7c ("rockchip: rk3566-radxa-cm3-io: Update defconfig")
Fixes: 703c170b40f2 ("rockchip: rk3568-evb: Update defconfig")
Fixes: 68000f750acd ("rockchip: rk3568-rock-3a: Update defconfig")
Fixes: 6fb02589a608 ("rockchip: rk3588-evb: Update defconfig")
Signed-off-by: Jonas Karlman &lt;jonas@kwiboo.se&gt;
</content>
</entry>
<entry>
<title>board: freescale: imx93_evk: Fix MMC environment offset boot conflict.</title>
<updated>2023-06-29T13:55:45Z</updated>
<author>
<name>Ken Sloat</name>
<email>ken.s@variscite.com</email>
</author>
<published>2023-04-11T20:05:31Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=dbdf4a06ec4994e1492ae5dbb691509adfb4ce5a'/>
<id>urn:sha1:dbdf4a06ec4994e1492ae5dbb691509adfb4ce5a</id>
<content type='text'>
Currently, the imx93_evk is configured with CONFIG_ENV_IS_IN_MMC and the
chosen environment offset in the config is 0x400000. Unless the user
programs the associated fuses, this offset is the default secondary boot
image offset used by the i.MX 93 ROM bootloader. With certain
combinations of environmental variables, the CRC and beginning of the
environment can potentially falsely appear as a valid boot image
container header. If the expected "sw_version" offset within this
mistaken boot image container is greater than the primary's, the ROM
bootloader can skip booting of the primary image altogether and attempt
to boot with the content of the environment data. This will then hang
the system.

To fix this, move the environment from 0x400000 to 0x700000 reserving up
to 3 MB at 0x400000 for any actual secondary user image container.

Signed-off-by: Ken Sloat &lt;ken.s@variscite.com&gt;
Reviewed-by: Peng Fan &lt;peng.fan@nxp.com&gt;
Reviewed-by: Fabio Estevam &lt;festevam@denx.de&gt;
</content>
</entry>
<entry>
<title>configs: Resync with savedefconfig</title>
<updated>2023-06-26T15:43:56Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2023-06-26T15:43:56Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=9c08294424bbff526c9527ab9a7f66f3d8075c06'/>
<id>urn:sha1:9c08294424bbff526c9527ab9a7f66f3d8075c06</id>
<content type='text'>
Rsync all defconfig files using moveconfig.py

Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>smegw01: Fix duplicate bootcmd</title>
<updated>2023-06-26T15:30:22Z</updated>
<author>
<name>Eduard Strehlau</name>
<email>eduard@lionizers.com</email>
</author>
<published>2023-06-26T14:31:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=4347dec6b27a373517e25596c8d7b767fe20b922'/>
<id>urn:sha1:4347dec6b27a373517e25596c8d7b767fe20b922</id>
<content type='text'>
Two conflicting bootcmds were included in the environment.
Streamline to defining the bootcmd only in the env file.

Signed-off-by: Eduard Strehlau &lt;eduard@lionizers.com&gt;
Signed-off-by: Fabio Estevam &lt;festevam@denx.de&gt;
</content>
</entry>
<entry>
<title>ARM: at91: Switch sama5d2_icp_mmc to simple malloc in SPL</title>
<updated>2023-06-24T17:46:57Z</updated>
<author>
<name>Marek Vasut</name>
<email>marex@denx.de</email>
</author>
<published>2023-06-23T22:34:54Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=ae3e3fa570f48fe582a012e3a4679fb293c7b235'/>
<id>urn:sha1:ae3e3fa570f48fe582a012e3a4679fb293c7b235</id>
<content type='text'>
To avoid SRAM overflow in the SPL build, use simple malloc implementation.

Signed-off-by: Marek Vasut &lt;marex@denx.de&gt;
</content>
</entry>
<entry>
<title>rockchip: Pinephone Pro: Add DDR RAM type config</title>
<updated>2023-06-14T19:48:45Z</updated>
<author>
<name>Peter Robinson</name>
<email>pbrobinson@gmail.com</email>
</author>
<published>2023-06-11T17:18:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=70ca9f62f3ac3cb67be696815e8be8600623795f'/>
<id>urn:sha1:70ca9f62f3ac3cb67be696815e8be8600623795f</id>
<content type='text'>
Add the RAM_ROCKCHIP_LPDDR4 to fix the Pinephone Pro booting.
When the configs were updated in 26f92be07e2 it somehow broke
the PPP boot process so let's fix it.

Signed-off-by: Peter Robinson &lt;pbrobinson@gmail.com&gt;
CC: Jagan Teki &lt;jagan@edgeble.ai&gt;
CC: Kever Yang &lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>sunxi: defconfig: Add Lctech Pi F1C200s board</title>
<updated>2023-06-07T21:44:40Z</updated>
<author>
<name>Andre Przywara</name>
<email>andre.przywara@arm.com</email>
</author>
<published>2023-04-11T22:56:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b0816e3bd38d0273bbc6fce1fe87fd842991733c'/>
<id>urn:sha1:b0816e3bd38d0273bbc6fce1fe87fd842991733c</id>
<content type='text'>
The Lctech Pi F1C200s (also previously known under the Cherry Pi brand)
is a small development board with the Allwinner F1C200s SoC. This is the
same as the F1C100s, but with 64MB instead of 32MB co-packaged DRAM.

Add a defconfig for this board, enabling the most basic features. This
uses the new 64MB memory map, which avoids the very tight memory map we
use for the 32MB F1C100s board(s).
The devicetree file is already in the tree, courtesy of the previous
Linux repo sync.

Signed-off-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
</content>
</entry>
<entry>
<title>Kconfig: j721e: Change K3_MCU_SCRATCHPAD_BASE to non firewalled region</title>
<updated>2023-05-30T19:13:43Z</updated>
<author>
<name>Manorit Chawdhry</name>
<email>m-chawdhry@ti.com</email>
</author>
<published>2023-05-16T04:54:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6cfdf8270e69ec509b90011553af87baf51da19c'/>
<id>urn:sha1:6cfdf8270e69ec509b90011553af87baf51da19c</id>
<content type='text'>
In non-combined boot flow for K3, all the firewalls are locked by default
until sysfw comes up. Rom configures some of the firewall for its usage
along with the SRAM for R5 but the PSRAM region is still locked.

The K3 MCU Scratchpad for j721e was set to a PSRAM region triggering the
firewall exception before sysfw came up. The exception started happening
after adding multi dtb support that accesses the scratchpad for reading
EEPROM contents.

The commit changes R5 MCU scratchpad for j721e to an SRAM region.

Old Map:
┌─────────────────────────────────────┐ 0x41c00000
│                 SPL                 │
├─────────────────────────────────────┤ 0x41c40000 (approx)
│                STACK                │
├─────────────────────────────────────┤ 0x41c85b20
│             Global data             │
│  sizeof(struct global_data) = 0xd8  │
├─────────────────────────────────────┤ gd-&gt;malloc_base = 0x41c85bfc
│                HEAP                 │
│  CONFIG_SYS_MALLOC_F_LEN = 0x70000  │
├─────────────────────────────────────┤ CONFIG_SPL_BSS_START_ADDR
│               SPL BSS               │ (0x41cf5bfc)
│  CONFIG_SPL_BSS_MAX_SIZE = 0xA000   │
└─────────────────────────────────────┘ CONFIG_SYS_K3_BOOT_PARAM_TABLE_INDEX
			                (0x41cffbfc)

New Map:
┌─────────────────────────────────────┐ 0x41c00000
│                 SPL                 │
├─────────────────────────────────────┤ 0x41c40000 (approx)
│                EMPTY                │
├─────────────────────────────────────┤ 0x41c81920
│                STACK                │
│ SPL_SIZE_LIMIT_PROVIDE_STACK=0x4000 │
├─────────────────────────────────────┤ 0x41c85920
│             Global data             │
│  sizeof(struct global_data) = 0xd8  │
├─────────────────────────────────────┤ gd-&gt;malloc_base = 0x41c859f0
│                HEAP                 │
│  CONFIG_SYS_MALLOC_F_LEN = 0x70000  │
├─────────────────────────────────────┤ CONFIG_SPL_BSS_START_ADDR
│               SPL BSS               │ (0x41cf59f0)
│  CONFIG_SPL_BSS_MAX_SIZE = 0xA000   │
├─────────────────────────────────────┤ 0x41cff9fc
│         NEW MCU SCRATCHPAD          │
│  SYS_K3_MCU_SCRATCHPAD_SIZE = 0x200 │
└─────────────────────────────────────┘ CONFIG_SYS_K3_BOOT_PARAM_TABLE_INDEX
			                (0x41cffbfc)

Fixes: ab977c8b91b4 ("configs: j721s2_evm_r5: Enable support for building multiple dtbs into FIT")

Signed-off-by: Manorit Chawdhry &lt;m-chawdhry@ti.com&gt;
[n-francis@ti.com: SRAM allocation addressing diagram]
Signed-off-by: Neha Francis &lt;n-francis@ti.com&gt;
Reviewed-by: Tom Rini &lt;trini@konsulko.com&gt;
Reviewed-by: Kamlesh Gurudasani &lt;kamlesh@ti.com&gt;
</content>
</entry>
<entry>
<title>configs: j721e: Merge the HS and non-HS defconfigs</title>
<updated>2023-05-30T19:13:43Z</updated>
<author>
<name>Manorit Chawdhry</name>
<email>m-chawdhry@ti.com</email>
</author>
<published>2023-05-16T04:54:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8b07082607277564ced9405415873437598ea99e'/>
<id>urn:sha1:8b07082607277564ced9405415873437598ea99e</id>
<content type='text'>
K3 devices have runtime type board detection. Make the default defconfig
include the secure configuration. Then remove the HS specific config.

Non-HS devices will continue to boot due to runtime device type detection.
If TI_SECURE_DEV_PKG is not set the build will emit warnings, for non-HS
devices these can be ignored.

Reviewed-by: Bryan Brattlof &lt;bb@ti.com&gt;
Reviewed-by: Neha Malcom Francis &lt;n-francis@ti.com&gt;
Acked-by: Andrew Davis &lt;afd@ti.com&gt;
Signed-off-by: Manorit Chawdhry &lt;m-chawdhry@ti.com&gt;
</content>
</entry>
<entry>
<title>configs: Resync with savedefconfig</title>
<updated>2023-05-29T14:43:26Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2023-05-29T14:43:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c90e18932b4a1ea26db7726d3d0e1af97e2aad37'/>
<id>urn:sha1:c90e18932b4a1ea26db7726d3d0e1af97e2aad37</id>
<content type='text'>
Rsync all defconfig files using moveconfig.py

Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
</feed>
