<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/cpu/mpc85xx/cpu.c, branch v2009.01-rc1</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/cpu/mpc85xx/cpu.c?h=v2009.01-rc1</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/cpu/mpc85xx/cpu.c?h=v2009.01-rc1'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2008-11-10T05:38:03Z</updated>
<entry>
<title>Moved initialization of QE Ethernet controller to cpu_eth_init()</title>
<updated>2008-11-10T05:38:03Z</updated>
<author>
<name>Ben Warren</name>
<email>biggerbadderben@gmail.com</email>
</author>
<published>2008-10-23T06:32:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0e8454e990385a58f708c2fc26d31ac041c7a6c5'/>
<id>urn:sha1:0e8454e990385a58f708c2fc26d31ac041c7a6c5</id>
<content type='text'>
Removed initialization of the driver from net/eth.c

Signed-off-by: Ben Warren &lt;biggerbadderben@gmail.com&gt;
</content>
</entry>
<entry>
<title>Moved initialization of FCC Ethernet controller to cpu_eth_init</title>
<updated>2008-11-10T05:38:02Z</updated>
<author>
<name>Ben Warren</name>
<email>biggerbadderben@gmail.com</email>
</author>
<published>2008-10-23T06:20:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3456a148276d5494b53ee40242efb6462d163504'/>
<id>urn:sha1:3456a148276d5494b53ee40242efb6462d163504</id>
<content type='text'>
Affected boards:
    Several MPC8xx boards
    Several MPC8260/MPC8272 boards
    Several MPC85xx boards

Removed initialization of the driver from net/eth.c

Signed-off-by: Ben Warren &lt;biggerbadderben@gmail.com&gt;
</content>
</entry>
<entry>
<title>Fix typo in cpu/mpc85xx/cpu.c</title>
<updated>2008-11-10T05:38:02Z</updated>
<author>
<name>Ben Warren</name>
<email>biggerbadderben@gmail.com</email>
</author>
<published>2008-10-31T05:15:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=62e15b497f5c6334c059512678c8db7940ae4c61'/>
<id>urn:sha1:62e15b497f5c6334c059512678c8db7940ae4c61</id>
<content type='text'>
CONFIG_MPC85xx_FEC -&gt; CONFIG_MPC85XX_FEC

Signed-off-by: Ben Warren &lt;biggerbadderben@gmail.com&gt;
</content>
</entry>
<entry>
<title>85xx: Add basic e500mc core support</title>
<updated>2008-10-24T20:10:47Z</updated>
<author>
<name>Kumar Gala</name>
<email>galak@kernel.crashing.org</email>
</author>
<published>2008-10-23T06:47:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0f060c3bf82832331a509f2e5d2442539e7aad09'/>
<id>urn:sha1:0f060c3bf82832331a509f2e5d2442539e7aad09</id>
<content type='text'>
Introduce CONFIG_E500MC to deal with the minor differences between
e500v2 and e500mc.

* Certain fields of HID0/1 don't exist anymore on e500mc
* Cache line size is 64-bytes on e500mc
* reset value of PIR is different

Signed-off-by: Kumar Gala &lt;galak@kernel.crashing.org&gt;
</content>
</entry>
<entry>
<title>Use strmhz() to format clock frequencies</title>
<updated>2008-10-21T09:25:38Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@denx.de</email>
</author>
<published>2008-10-19T00:35:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=08ef89ecd174969b3544f3f0c7cd1de3c57f737b'/>
<id>urn:sha1:08ef89ecd174969b3544f3f0c7cd1de3c57f737b</id>
<content type='text'>
Signed-off-by: Wolfgang Denk &lt;wd@denx.de&gt;
</content>
</entry>
<entry>
<title>85xx if NUM_CPUS&gt;1, print cpu number</title>
<updated>2008-10-18T19:54:05Z</updated>
<author>
<name>Ed Swarthout</name>
<email>Ed.Swarthout@freescale.com</email>
</author>
<published>2008-10-09T04:37:59Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6856b3d0221a838580e6bb06f61425fd7529ba93'/>
<id>urn:sha1:6856b3d0221a838580e6bb06f61425fd7529ba93</id>
<content type='text'>
Signed-off-by: Ed Swarthout &lt;Ed.Swarthout@freescale.com&gt;
</content>
</entry>
<entry>
<title>rename CFG_ macros to CONFIG_SYS</title>
<updated>2008-10-18T19:54:03Z</updated>
<author>
<name>Jean-Christophe PLAGNIOL-VILLARD</name>
<email>plagnioj@jcrosoft.com</email>
</author>
<published>2008-10-16T13:01:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=6d0f6bcf337c5261c08fabe12982178c2c489d76'/>
<id>urn:sha1:6d0f6bcf337c5261c08fabe12982178c2c489d76</id>
<content type='text'>
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD &lt;plagnioj@jcrosoft.com&gt;
</content>
</entry>
<entry>
<title>Fix the incorrect DDR clk freq reporting on 8536DS</title>
<updated>2008-10-07T20:37:08Z</updated>
<author>
<name>Jason Jin</name>
<email>Jason.jin@freescale.com</email>
</author>
<published>2008-09-27T06:40:57Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c0391111c33c22fabeddf8f4ca801ec7645b4f5c'/>
<id>urn:sha1:c0391111c33c22fabeddf8f4ca801ec7645b4f5c</id>
<content type='text'>
On 8536DS board, When the DDR clk is set async mode(SW3[6:8] != 111),
The display is still sync mode DDR freq. This patch try to fix
this. The display DDR freq is now the actual freq in both
sync and async mode.

Signed-off-by: Jason Jin &lt;Jason.jin@freescale.com&gt;
</content>
</entry>
<entry>
<title>Removed hardcoded MxMR loop value from upmconfig() for MPC85xx.</title>
<updated>2008-09-09T08:14:32Z</updated>
<author>
<name>Sergei Poselenov</name>
<email>sposelenov@emcraft.com</email>
</author>
<published>2008-08-15T13:42:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=59f630588e3fdbd698a0a2798e52a8924e899563'/>
<id>urn:sha1:59f630588e3fdbd698a0a2798e52a8924e899563</id>
<content type='text'>
Signed-off-by: Sergei Poselenov &lt;sposelenov@emcraft.com&gt;
</content>
</entry>
<entry>
<title>Pass in tsec_info struct through tsec_initialize</title>
<updated>2008-09-03T04:18:15Z</updated>
<author>
<name>Andy Fleming</name>
<email>afleming@freescale.com</email>
</author>
<published>2008-08-31T21:33:26Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=75b9d4ae0d69f214eab641caf12ce8af83a39a42'/>
<id>urn:sha1:75b9d4ae0d69f214eab641caf12ce8af83a39a42</id>
<content type='text'>
The tsec driver contains a hard-coded array of configuration information
for the tsec ethernet controllers.  We create a default function that works
for most tsecs, and allow that to be overridden by board code.  It creates
an array of tsec_info structures, which are then parsed by the corresponding
driver instance to determine configuration.  Also, add regs, miiregs, and
devname fields to the tsec_info structure, so that we don't need the kludgy
"index" parameter.

Signed-off-by: Andy Fleming &lt;afleming@freescale.com&gt;
Signed-off-by: Ben Warren &lt;biggerbadderben@gmail.com&gt;
</content>
</entry>
</feed>
