<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/cpu/ppc4xx/cpu_init.c, branch U-Boot-1_2_0</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/cpu/ppc4xx/cpu_init.c?h=U-Boot-1_2_0</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/cpu/ppc4xx/cpu_init.c?h=U-Boot-1_2_0'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2007-01-05T09:38:05Z</updated>
<entry>
<title>[PATCH] Add DDR2 optimization code for Sequoia (440EPx) board</title>
<updated>2007-01-05T09:38:05Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2007-01-05T09:38:05Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=023889838282b6237b401664f22dd22dfba2c066'/>
<id>urn:sha1:023889838282b6237b401664f22dd22dfba2c066</id>
<content type='text'>
This code will optimize the DDR2 controller setup on a board specific
basis.

Note: This code doesn't work right now on the NAND booting image for the
Sequoia board, since it doesn't fit into the 4kBytes for the SPL image.

Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
</content>
</entry>
<entry>
<title>[PATCH] Update Prodrive ALPR board support (440GX)</title>
<updated>2006-11-27T13:12:17Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2006-11-27T13:12:17Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1c2ce2262069510f31c7d3fd7efd3d58b8c0c148'/>
<id>urn:sha1:1c2ce2262069510f31c7d3fd7efd3d58b8c0c148</id>
<content type='text'>
Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
</content>
</entry>
<entry>
<title>* PPC405EP: Add CFG_GPIO0_OR, CFG_GPIO0_ODR to setup GPIO completely.</title>
<updated>2006-10-12T18:09:27Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2006-10-12T17:43:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e0a46554c3459dc7cabf149c135e79e8df70ae14'/>
<id>urn:sha1:e0a46554c3459dc7cabf149c135e79e8df70ae14</id>
<content type='text'>
  - Add configuration of Open Drain GPIO Output selection
  - Add configuration of initial value of GPIO output pins
Patch by Tolunay Orkun, 07 Apr 2006
</content>
</entry>
<entry>
<title>Add support for PCS440EP board</title>
<updated>2006-06-02T14:20:36Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2006-06-02T14:18:04Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a4c8d1389f96040bb6d482523de680ba1b9d7c9e'/>
<id>urn:sha1:a4c8d1389f96040bb6d482523de680ba1b9d7c9e</id>
<content type='text'>
Patch by Stefan Roese, 02 Jun 2006
</content>
</entry>
<entry>
<title>GCC-4.x fixes: clean up global data pointer initialization for all boards.</title>
<updated>2006-03-31T16:32:53Z</updated>
<author>
<name>Wolfgang Denk</name>
<email>wd@pollux.denx.de</email>
</author>
<published>2006-03-31T16:32:53Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d87080b721e4f8dca977af7571c5338ae7bb8db7'/>
<id>urn:sha1:d87080b721e4f8dca977af7571c5338ae7bb8db7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>Merged 405gp_enet.c and 440gx_enet.c to generic 4xx_enet.c</title>
<updated>2005-08-16T16:18:00Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2005-08-16T16:18:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d6c61aabc49c22a5c040f046fdc04dc478ed071f'/>
<id>urn:sha1:d6c61aabc49c22a5c040f046fdc04dc478ed071f</id>
<content type='text'>
now handling all 4xx cpu's.
Patch by Stefan Roese, 16 Aug 2005
</content>
</entry>
<entry>
<title>Changed CONFIG_440_xx to CONFIG_440xx for a consistent design (405 and linux)</title>
<updated>2005-08-08T10:42:22Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2005-08-08T10:42:22Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=846b0dd2dca945c8bede8a34e2fa86e876715a06'/>
<id>urn:sha1:846b0dd2dca945c8bede8a34e2fa86e876715a06</id>
<content type='text'>
Patch by Stefan Roese, 08 Aug 2005
</content>
</entry>
<entry>
<title>Add support for AMCC PPC440EP/GR eval boards Yosemite and Yellowstone.</title>
<updated>2005-08-01T14:41:48Z</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2005-08-01T14:41:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c157d8e219694f5c3dea1ed3826668bdc67ca093'/>
<id>urn:sha1:c157d8e219694f5c3dea1ed3826668bdc67ca093</id>
<content type='text'>
Patch by Steven Blakeslee, 27 Jul 2005
</content>
</entry>
<entry>
<title>- Fix bug for initial stack in data cache as pointed out by Thomas Schaefer (tschaefer@giga-stream.de). Now inital stack in data cache can be used even if the chip select is in use.</title>
<updated>2003-06-05T15:35:20Z</updated>
<author>
<name>stroese</name>
<email>stroese</email>
</author>
<published>2003-06-05T15:35:20Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=37208785990729bec8756349109fa121ced40958'/>
<id>urn:sha1:37208785990729bec8756349109fa121ced40958</id>
<content type='text'>
</content>
</entry>
<entry>
<title>PPC405EP support added.</title>
<updated>2003-05-23T11:18:02Z</updated>
<author>
<name>stroese</name>
<email>stroese</email>
</author>
<published>2003-05-23T11:18:02Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b867d705b6217fed505dd44cf539699b8a81733d'/>
<id>urn:sha1:b867d705b6217fed505dd44cf539699b8a81733d</id>
<content type='text'>
</content>
</entry>
</feed>
