<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/doc/README.440-DDR-performance, branch v2009.06</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.
</subtitle>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<entry>
<title>PPC440 DDR setup: Set SDRAM0_CFG0[PMU]=0 for best performance</title>
<updated>2006-07-28T16:34:58+00:00</updated>
<author>
<name>Stefan Roese</name>
<email>sr@denx.de</email>
</author>
<published>2006-07-28T16:34:58+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a2c95a72247990dee9a03b26b4dc9fc0182c97ed'/>
<id>a2c95a72247990dee9a03b26b4dc9fc0182c97ed</id>
<content type='text'>
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
</pre>
</div>
</content>
</entry>
</feed>
