<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/doc/README.cfi, branch v2016.05</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.
</subtitle>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<entry>
<title>board/ti/am335x: add support for beaglebone NOR Cape</title>
<updated>2014-08-25T14:47:56+00:00</updated>
<author>
<name>pekon gupta</name>
<email>pekon@ti.com</email>
</author>
<published>2014-07-22T10:33:21+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3df3bc1e1dc4c38de93d66fb589565f36d9749c7'/>
<id>3df3bc1e1dc4c38de93d66fb589565f36d9749c7</id>
<content type='text'>
This patch adds support of NOR cape[1] for both Beaglebone (white) and
Beaglebone(Black) boards. NOR Flash on this cape is connected to GPMC
chip-select[0] and accesses as external memory-mapped device.
This cape has 128Mbits(16MBytes), x16, CFI compatible NOR Flash device.

As GPMC chip-select[0] can be shared by multiple capes so NOR profile is
not enabled by default in boards.cfg. Following changes are required to
enable NOR cape detection when building am335x_boneblack board profile.

Signed-off-by: Tom Rini &lt;trini@ti.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
This patch adds support of NOR cape[1] for both Beaglebone (white) and
Beaglebone(Black) boards. NOR Flash on this cape is connected to GPMC
chip-select[0] and accesses as external memory-mapped device.
This cape has 128Mbits(16MBytes), x16, CFI compatible NOR Flash device.

As GPMC chip-select[0] can be shared by multiple capes so NOR profile is
not enabled by default in boards.cfg. Following changes are required to
enable NOR cape detection when building am335x_boneblack board profile.

Signed-off-by: Tom Rini &lt;trini@ti.com&gt;
</pre>
</div>
</content>
</entry>
<entry>
<title>mpc5200, digsy_mtc: add support for rev5 board version</title>
<updated>2011-01-18T22:34:26+00:00</updated>
<author>
<name>Heiko Schocher</name>
<email>hs@denx.de</email>
</author>
<published>2011-01-13T07:25:00+00:00</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=466f0137e8661fb62cbece1ce764f8369080c6e8'/>
<id>466f0137e8661fb62cbece1ce764f8369080c6e8</id>
<content type='text'>
difference to previous board version:
- M29W128GH flash from Numonyx
- SDRAM ISSI IS45S16800 (Option A2 105°C)
- rev5 uses RTC RV-3029-C2
- update cs0 and cs1 baseaddr and length
  depending on the detected flash size.
- added Werner Pfister &lt;Pfister_Werner@intercontrol.de&gt;
  as maintainer for the digsy board variants
- As the M29W128GH needs a special flash_cmd_reset()
  document that in the new file doc/README.cfi.
- move "#endif /* CONFIG_CMD_IDE */" to the right place
- remove LOWBOOT config option for digsy_mtc and digsy_mtc_rev5
  boards
- change doc/README.cfi as Stefan Roese suggested

Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Acked-by: Detlev Zundel &lt;dzu@denx.de&gt;
cc: Wolfgang Denk &lt;hs@denx.de&gt;
cc: Stefan Roese &lt;sr@denx.de&gt;
cc: Werner Pfister &lt;Pfister_Werner@intercontrol.de&gt;
cc: Detlev Zundel &lt;dzu@denx.de&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
difference to previous board version:
- M29W128GH flash from Numonyx
- SDRAM ISSI IS45S16800 (Option A2 105°C)
- rev5 uses RTC RV-3029-C2
- update cs0 and cs1 baseaddr and length
  depending on the detected flash size.
- added Werner Pfister &lt;Pfister_Werner@intercontrol.de&gt;
  as maintainer for the digsy board variants
- As the M29W128GH needs a special flash_cmd_reset()
  document that in the new file doc/README.cfi.
- move "#endif /* CONFIG_CMD_IDE */" to the right place
- remove LOWBOOT config option for digsy_mtc and digsy_mtc_rev5
  boards
- change doc/README.cfi as Stefan Roese suggested

Signed-off-by: Heiko Schocher &lt;hs@denx.de&gt;
Signed-off-by: Stefan Roese &lt;sr@denx.de&gt;
Acked-by: Detlev Zundel &lt;dzu@denx.de&gt;
cc: Wolfgang Denk &lt;hs@denx.de&gt;
cc: Stefan Roese &lt;sr@denx.de&gt;
cc: Werner Pfister &lt;Pfister_Werner@intercontrol.de&gt;
cc: Detlev Zundel &lt;dzu@denx.de&gt;
</pre>
</div>
</content>
</entry>
</feed>
