<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/doc/board/coreboot, branch v2020.07</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/doc/board/coreboot?h=v2020.07</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/doc/board/coreboot?h=v2020.07'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2020-05-04T07:28:28Z</updated>
<entry>
<title>x86: Add a 64-bit 'coreboot64' build</title>
<updated>2020-05-04T07:28:28Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2020-05-01T13:36:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=538437ed39e01b7ecfa79669982fe7db51fb2e1b'/>
<id>urn:sha1:538437ed39e01b7ecfa79669982fe7db51fb2e1b</id>
<content type='text'>
Coreboot is a first-stage bootloader mostly used on x86 devices as an
alternative to UEFI. Coreboot runs in 32-bit mode.

U-Boot currently supports booting from coreboot as a second-stage
bootloader, also in 32-bit mode. However it is useful to be able to run
U-Boot in 64-bit mode. To do this we can have a 32-bit SPL which switches
over the CPU and jumps to a 64-bit U-Boot proper.

Add a new 'coreboot64' board for running 64-bit U-Boot from coreboot. This
uses binman to create an image with a 32-bit SPL and a 64-bit U-Boot.

This allows running 64-bit EFI images on x86, for example, without needing
a native U-Boot port for a board.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
Tested-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
<entry>
<title>doc: board: Add coreboot board doc</title>
<updated>2019-07-24T14:07:24Z</updated>
<author>
<name>Bin Meng</name>
<email>bmeng.cn@gmail.com</email>
</author>
<published>2019-07-18T07:34:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=a856e934cafdc0a255983a4a87558808d1a5085a'/>
<id>urn:sha1:a856e934cafdc0a255983a4a87558808d1a5085a</id>
<content type='text'>
This extracts coreboot board specific information from README.x86,
converts plain text documentation to reST format and adds it to
Sphinx TOC tree. No essential content change.

Signed-off-by: Bin Meng &lt;bmeng.cn@gmail.com&gt;
</content>
</entry>
</feed>
