<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/doc/device-tree-bindings, branch v2015.01-rc4</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/doc/device-tree-bindings?h=v2015.01-rc4</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/doc/device-tree-bindings?h=v2015.01-rc4'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2014-11-25T14:11:16Z</updated>
<entry>
<title>x86: Add initial video device init for Intel GMA</title>
<updated>2014-11-25T14:11:16Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-11-15T03:56:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=effcf067df5f986b8f9a2ca5101c74495be700ab'/>
<id>urn:sha1:effcf067df5f986b8f9a2ca5101c74495be700ab</id>
<content type='text'>
Intel's Graphics Media Accelerator (GMA) is a generic name for a wide range
of video devices. Add code to set up the hardware on ivybridge. Part of the
init happens in native code, part of it happens in a 16-bit option ROM for
those nostalgic for the 1970s.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: ivybridge: Add SATA init</title>
<updated>2014-11-25T13:34:01Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-11-15T01:18:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3ac839352db2fb464e1e6e6a4bc50f06fb29cdb0'/>
<id>urn:sha1:3ac839352db2fb464e1e6e6a4bc50f06fb29cdb0</id>
<content type='text'>
Add code to set up the SATA interfaces on boot.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: ivybridge: Add additional LPC init</title>
<updated>2014-11-25T13:34:01Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-11-15T01:18:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=72cd085aaed511abf1ece0b406b79b90d26826af'/>
<id>urn:sha1:72cd085aaed511abf1ece0b406b79b90d26826af</id>
<content type='text'>
Set up all the remaining pieces of the LPC (low-pin-count) peripheral in
PCH (Peripheral Controller Hub).

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>x86: ivybridge: Add early LPC init so that serial works</title>
<updated>2014-11-21T06:34:12Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-11-13T05:42:15Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2b6051541b562b72d2cf784376a84552da18318d'/>
<id>urn:sha1:2b6051541b562b72d2cf784376a84552da18318d</id>
<content type='text'>
The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device
which provides a serial port. This is accessible on Chromebooks, so enable
it early in the boot process.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>dm: spi: Add soft_spi implementation</title>
<updated>2014-10-22T16:36:48Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-10-14T05:42:00Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=623b638607aa00dad85cee36e229011c79b249ce'/>
<id>urn:sha1:623b638607aa00dad85cee36e229011c79b249ce</id>
<content type='text'>
Add a new implementation of soft_spi that uses device tree to specify the
GPIOs. This will replace soft_spi_legacy for boards which use driver model.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
Reviewed-by: Jagannadha Sutradharudu Teki &lt;jagannadh.teki@gmail.com&gt;
</content>
</entry>
<entry>
<title>sandbox: dts: Add a SPI device and cros_ec device</title>
<updated>2014-10-22T16:36:45Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-10-14T05:41:48Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=0b304a2494eed170562a9fdd64e31332ad5ae73a'/>
<id>urn:sha1:0b304a2494eed170562a9fdd64e31332ad5ae73a</id>
<content type='text'>
Add a SPI device which can be used for testing SPI flash features in
sandbox.

Also add a cros_ec device since with driver model the Chrome OS EC
emulation will not otherwise be available.

Reviewed-by: Jagannadha Sutradharudu Teki &lt;jagannadh.teki@gmail.com&gt;
Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>Merge branch 'master' of git://git.denx.de/u-boot-dm</title>
<updated>2014-09-13T20:32:52Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@ti.com</email>
</author>
<published>2014-09-13T20:32:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=8d028d404fa117a4b1f425d7cfc8affe1d8df6d5'/>
<id>urn:sha1:8d028d404fa117a4b1f425d7cfc8affe1d8df6d5</id>
<content type='text'>
</content>
</entry>
<entry>
<title>dm: serial: Add driver model support for ns16550</title>
<updated>2014-09-10T19:00:01Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-09-04T22:27:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=12e431b2777ce3b6940d7b7f1e32e28f58277560'/>
<id>urn:sha1:12e431b2777ce3b6940d7b7f1e32e28f58277560</id>
<content type='text'>
Add driver model support so that ns16550 can support operation both with
and without driver model.

The driver needs a clock frequency so cannot stand alone unfortunately. The
clock frequency must be provided by a separate driver.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>sandbox: dts: Add a serial console node</title>
<updated>2014-09-10T19:00:00Z</updated>
<author>
<name>Simon Glass</name>
<email>sjg@chromium.org</email>
</author>
<published>2014-09-04T22:27:29Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2a9ae6e02f190e8c83450aab9099a9fb5ec48cc9'/>
<id>urn:sha1:2a9ae6e02f190e8c83450aab9099a9fb5ec48cc9</id>
<content type='text'>
If the sandbox device tree is provided to U-Boot (with the -d flag) then it
will use the device tree version in preference to the built-in device. The
only difference is the colour.

Signed-off-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>video: exynos_fimd: Add framework to disable FIMD sysmmu</title>
<updated>2014-09-05T11:37:07Z</updated>
<author>
<name>Ajay Kumar</name>
<email>ajaykumar.rs@samsung.com</email>
</author>
<published>2014-09-05T11:23:33Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=45c480c9f6dbb80c7af721f451b4df5a32402899'/>
<id>urn:sha1:45c480c9f6dbb80c7af721f451b4df5a32402899</id>
<content type='text'>
On Exynos5420 and newer versions, the FIMD sysmmus are in
"on state" by default.
We have to disable them in order to make FIMD DMA work.
This patch adds the required framework to exynos_fimd driver,
and disables FIMD sysmmu on Exynos5420.

Signed-off-by: Ajay Kumar &lt;ajaykumar.rs@samsung.com&gt;
Signed-off-by: Minkyu Kang &lt;mk7.kang@samsung.com&gt;
</content>
</entry>
</feed>
