<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/bootcount/bootcount_syscon.c, branch v2024.01-rc3</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/bootcount/bootcount_syscon.c?h=v2024.01-rc3</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/bootcount/bootcount_syscon.c?h=v2024.01-rc3'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2022-01-28T22:58:41Z</updated>
<entry>
<title>bootcount: fix printf() code</title>
<updated>2022-01-28T22:58:41Z</updated>
<author>
<name>Heinrich Schuchardt</name>
<email>heinrich.schuchardt@canonical.com</email>
</author>
<published>2022-01-19T00:33:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=05ec899140d2f602544f9ec6aa753ab36feff0b0'/>
<id>urn:sha1:05ec899140d2f602544f9ec6aa753ab36feff0b0</id>
<content type='text'>
For printing phys_addr_t we should use %pa to avoid warning like:

drivers/bootcount/bootcount_syscon.c:110:17: note: in expansion of macro ‘dev_err’
  110 |                 dev_err(dev, "%s: Unsupported register size: %d\n", __func__,
      |                 ^~~~~~~

seen for sandbox_defconfig with CONFIG_PHYS_64BIT=y.

Cf. commit 1eebd14b7902 ("vsprintf: Add modifier for phys_addr_t")

Signed-off-by: Heinrich Schuchardt &lt;heinrich.schuchardt@canonical.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
<entry>
<title>bootcount: add a new driver with syscon as backend</title>
<updated>2021-08-22T09:04:52Z</updated>
<author>
<name>Nandor Han</name>
<email>nandor.han@vaisala.com</email>
</author>
<published>2021-06-10T12:40:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c50b21b70523939c561d0455a2c423f63a9162ca'/>
<id>urn:sha1:c50b21b70523939c561d0455a2c423f63a9162ca</id>
<content type='text'>
The driver will use a syscon regmap as backend and supports both
16 and 32 size value. The value will be stored in the CPU's endianness.

Signed-off-by: Nandor Han &lt;nandor.han@vaisala.com&gt;
Reviewed-by: Simon Glass &lt;sjg@chromium.org&gt;
</content>
</entry>
</feed>
