<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/clk/imx, branch next</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/clk/imx?h=next</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/clk/imx?h=next'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2026-06-27T02:02:46Z</updated>
<entry>
<title>clk: imx6q: use clk_divider_table instead of fixed factor for pll5 divs</title>
<updated>2026-06-27T02:02:46Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-06-16T12:51:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=40c9ef1e77aa991c79a7408547aa3a0a8a3a858b'/>
<id>urn:sha1:40c9ef1e77aa991c79a7408547aa3a0a8a3a858b</id>
<content type='text'>
Now that non-linear clk divider tables are supported, replace the fixed
factor implementation with the proper divider, which allows more fine
control over clock rates.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: configure ldb clock selectors</title>
<updated>2026-06-27T02:02:46Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-06-16T12:51:38Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=db4aa4571882a8d42c3b2b8da9cf6099a8db8852'/>
<id>urn:sha1:db4aa4571882a8d42c3b2b8da9cf6099a8db8852</id>
<content type='text'>
A hardware bug prevents LDB clock selectors from being configured later
on non-plus i.MX6QD variants, so let's set the desired configuration in
the probe before we register them. We also have to make the necessary
clock functions available in XPL builds.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: add missing pll bypasses</title>
<updated>2026-06-27T02:02:46Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-06-16T12:51:36Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=73394a3cdcea4e6670d7f34b79bbb54586a5b840'/>
<id>urn:sha1:73394a3cdcea4e6670d7f34b79bbb54586a5b840</id>
<content type='text'>
After reset, all PLLs are bypassed by default so unbypass them so that
dependent clocks can function correctly.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: guard video clocks behind config</title>
<updated>2026-06-27T02:02:46Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-06-16T12:51:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d6331d465d8ae6091a737d5df15ec3c76ee85c5f'/>
<id>urn:sha1:d6331d465d8ae6091a737d5df15ec3c76ee85c5f</id>
<content type='text'>
Do not touch the video clocks unless explicitly required by the
configuration. This avoids the issue of the binary size increase on SPL
builds that do not enable video. For those that do, they should increase
the size limit to fit the new code and data.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: cosmetic: keep pll definitions together</title>
<updated>2026-06-27T02:02:46Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-06-16T12:51:34Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=450d9eaf5e64663674f21efec82f2c1dc6cac6d5'/>
<id>urn:sha1:450d9eaf5e64663674f21efec82f2c1dc6cac6d5</id>
<content type='text'>
Make it easier to reason about by keeping similar clocks grouped
together. While at it, fix comment spacing.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: add ipu and ldb clocks and dependencies</title>
<updated>2026-02-28T18:31:49Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-02-13T08:49:52Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=b0cc723f46a4a883f3629d897735b35318cb049e'/>
<id>urn:sha1:b0cc723f46a4a883f3629d897735b35318cb049e</id>
<content type='text'>
This is required for the IPUv3 driver to migrate to CCF, changes are
largely based on the Linux kernel equivalent.

Add new gate2_flags function (also present in the Linux code) to set
required flags.

Add usboh clock to get rid of error.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: apply clang-format</title>
<updated>2026-02-28T18:31:49Z</updated>
<author>
<name>Brian Ruley</name>
<email>brian.ruley@gehealthcare.com</email>
</author>
<published>2026-02-13T08:49:51Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=3632346f4bcfb2b40505a382d166dcbcd5516760'/>
<id>urn:sha1:3632346f4bcfb2b40505a382d166dcbcd5516760</id>
<content type='text'>
Reduces the number of checkpatch warnings in the following commits.

Signed-off-by: Brian Ruley &lt;brian.ruley@gehealthcare.com&gt;
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-imx-next-20250922' of https://gitlab.denx.de/u-boot/custodians/u-boot-imx into next</title>
<updated>2025-09-22T15:57:39Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2025-09-22T14:23:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d81c1118580f3481b864b830fe5b789519993bd3'/>
<id>urn:sha1:d81c1118580f3481b864b830fe5b789519993bd3</id>
<content type='text'>
CI: https://source.denx.de/u-boot/custodians/u-boot-imx/-/pipelines/27684

- Add i.MX8 ahab-commit command.
- Add support for flashing board with UUU on imx93_frdm.
- Fix the acces of PFUZE100 regulator desc.
- Add more i.MX6 PWM clock definitions.
- Enable OP-TEE on phytec-imx8m and update documentation.
- Enable PCI host controller on iMX95 19x19 EVK.

[trini: Fixup spacing issues]
Signed-off-by: Tom Rini &lt;trini@konsulko.com&gt;
</content>
</entry>
<entry>
<title>clk: imx6q: Add definition for missing PWM clocks</title>
<updated>2025-09-22T15:56:39Z</updated>
<author>
<name>Ricardo Simoes</name>
<email>ricardo.simoes@pt.bosch.com</email>
</author>
<published>2025-09-17T15:59:32Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=edc666f1cf721c12ebc2fc096d362f8b14004d3a'/>
<id>urn:sha1:edc666f1cf721c12ebc2fc096d362f8b14004d3a</id>
<content type='text'>
Following the work done in commit 7f39ad5a ("clk: imx6q: Add definition
for IMX6QDL_CLK_PWM1"), this commit adds definitions for PWM2, PWM3, and
PWM4 clocks. Allowing one to use these PWM modules together with DM_CLK.

Note that the solution was verified only against PWM3.

Signed-off-by: Ricardo Simoes &lt;ricardo.simoes@pt.bosch.com&gt;
Signed-off-by: Mark Jonas &lt;mark.jonas@de.bosch.com&gt;
</content>
</entry>
<entry>
<title>clk: imx: Add imx95 blkctrl clock driver</title>
<updated>2025-09-20T20:46:15Z</updated>
<author>
<name>Ye Li</name>
<email>ye.li@nxp.com</email>
</author>
<published>2025-09-11T10:56:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d680ac6cfd052ced54f51d7cfe081ad291550e44'/>
<id>urn:sha1:d680ac6cfd052ced54f51d7cfe081ad291550e44</id>
<content type='text'>
Add iMX95 blkctrl clock driver which implements clocks for HSIOMIX
blkctrl and LVDS blkctrl.
Since multiple blkctrl device for different blkctrl may be enabled,
and each has dedicated clock id from 0. We must enable CLK_AUTO_ID
to avoid conflict on clock id.

Signed-off-by: Ye Li &lt;ye.li@nxp.com&gt;
</content>
</entry>
</feed>
