<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/clk/kendryte/Makefile, branch master</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/clk/kendryte/Makefile?h=master</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/clk/kendryte/Makefile?h=master'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2021-06-17T01:40:58Z</updated>
<entry>
<title>clk: k210: Move k210 clock out of its own subdirectory</title>
<updated>2021-06-17T01:40:58Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2021-06-11T04:16:14Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=493110cc499539f42a2786e8306ba29ac0ba2435'/>
<id>urn:sha1:493110cc499539f42a2786e8306ba29ac0ba2435</id>
<content type='text'>
Now that we have only one clock driver, we don't need to have our own
subdirectory. Move the driver back with the rest of the clock drivers.

The MAINTAINERS for kendryte pinctrl is also fixed since it has always been
wrong.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
Reviewed-by: Leo Yu-Chi Liang &lt;ycliang@andestech.com&gt;
</content>
</entry>
<entry>
<title>clk: k210: Remove bypass driver</title>
<updated>2021-06-17T01:40:57Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2021-06-11T04:16:13Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=c29efc157d3bd9cf4f021df9ea522383aa304ce6'/>
<id>urn:sha1:c29efc157d3bd9cf4f021df9ea522383aa304ce6</id>
<content type='text'>
This driver no longer serves a purpose now that we have moved away from
CCF. Drop it.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
Reviewed-by: Leo Yu-Chi Liang &lt;ycliang@andestech.com&gt;
</content>
</entry>
<entry>
<title>clk: k210: Move pll into the rest of the driver</title>
<updated>2021-06-17T01:40:57Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2021-06-11T04:16:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=af9f997436595495748fccf6232987c72b2e58c8'/>
<id>urn:sha1:af9f997436595495748fccf6232987c72b2e58c8</id>
<content type='text'>
Now that there no separate PLL driver, we can no longer make the PLL
functions static. By moving the PLL driver in with the rest of the clock
code, we can make these functions static again. We still keep the pll
header for unit testing, but it is pretty reduced.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
Reviewed-by: Leo Yu-Chi Liang &lt;ycliang@andestech.com&gt;
</content>
</entry>
<entry>
<title>clk: Add K210 clock support</title>
<updated>2020-07-01T07:01:21Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2020-06-24T10:41:11Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f9c7d4f99f51ac9c1cf513111c21395f93d2dd53'/>
<id>urn:sha1:f9c7d4f99f51ac9c1cf513111c21395f93d2dd53</id>
<content type='text'>
Due to the large number of clocks, I decided to use the CCF. The overall
structure is modeled after the imx code. Clocks parameters are stored in
several arrays, and are then instantiated at run-time. There are some
translation macros (FOOIFY()) which allow for more dense packing.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
CC: Lukasz Majewski &lt;lukma@denx.de&gt;
</content>
</entry>
<entry>
<title>clk: Add a bypass clock for K210</title>
<updated>2020-07-01T07:01:21Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2020-06-24T10:41:10Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=1a198cf8862b0540894ba6569c55244b1bd3e824'/>
<id>urn:sha1:1a198cf8862b0540894ba6569c55244b1bd3e824</id>
<content type='text'>
This is a small driver to do a software bypass of a clock if hardware
bypass is not working. I have tried to write this in a generic fashion, so
that it could be potentially broken out of the kendryte code at some future
date. For the K210, it is used to have aclk bypass pll0 and use in0 instead
so that the CPU keeps on working.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
CC: Lukasz Majewski &lt;lukma@denx.de&gt;
</content>
</entry>
<entry>
<title>clk: Add K210 pll support</title>
<updated>2020-07-01T07:01:21Z</updated>
<author>
<name>Sean Anderson</name>
<email>seanga2@gmail.com</email>
</author>
<published>2020-06-24T10:41:09Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=019ef9a3f32642abbf924931ecc9487300e74530'/>
<id>urn:sha1:019ef9a3f32642abbf924931ecc9487300e74530</id>
<content type='text'>
This pll code is primarily based on the code from the kendryte standalone
sdk in lib/drivers/sysctl.c. k210_pll_calc_config is roughly analogous to
the algorithm used to set the pll frequency, but it has been completely
rewritten to be fixed-point based.

Signed-off-by: Sean Anderson &lt;seanga2@gmail.com&gt;
CC: Lukasz Majewski &lt;lukma@denx.de&gt;
</content>
</entry>
</feed>
