<feed xmlns='http://www.w3.org/2005/Atom'>
<title>u-boot.git/drivers/clk, branch v2022.10</title>
<subtitle>Unnamed repository; edit this file 'description' to name the repository.</subtitle>
<id>http://cgit.235523.xyz/u-boot.git/atom/drivers/clk?h=v2022.10</id>
<link rel='self' href='http://cgit.235523.xyz/u-boot.git/atom/drivers/clk?h=v2022.10'/>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/'/>
<updated>2022-09-18T18:42:56Z</updated>
<entry>
<title>clk: imx: Add initial support for i.MXRT1170 clock driver</title>
<updated>2022-09-18T18:42:56Z</updated>
<author>
<name>Jesse Taube</name>
<email>mr.bossman075@gmail.com</email>
</author>
<published>2022-07-26T05:43:43Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=79f7632e80e35461812015582e38ea2ff8fe2b8a'/>
<id>urn:sha1:79f7632e80e35461812015582e38ea2ff8fe2b8a</id>
<content type='text'>
Add clock driver support for i.MXRT1170.

Signed-off-by: Jesse Taube &lt;Mr.Bossman075@gmail.com&gt;
</content>
</entry>
<entry>
<title>clk: imx: Add i.MXRT11xx pllv3 variant</title>
<updated>2022-09-18T18:42:56Z</updated>
<author>
<name>Jesse Taube</name>
<email>mr.bossman075@gmail.com</email>
</author>
<published>2022-07-26T05:43:42Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=2242ac5d800916058bd9f4e4380ceeac40025305'/>
<id>urn:sha1:2242ac5d800916058bd9f4e4380ceeac40025305</id>
<content type='text'>
The i.MXRT11 series has two new pll types but are variants of existing.
This patch adds the ability to read one of the pll types' frequency
as it can't be changed unlike the generic pll it also has the
division factors swapped.

Signed-off-by: Jesse Taube &lt;Mr.Bossman075@gmail.com&gt;
</content>
</entry>
<entry>
<title>Merge tag 'u-boot-stm32-20220907' of https://source.denx.de/u-boot/custodians/u-boot-stm</title>
<updated>2022-09-08T12:33:41Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2022-09-08T12:33:41Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=e9de8c8c649044080371399a1ef4923b08632611'/>
<id>urn:sha1:e9de8c8c649044080371399a1ef4923b08632611</id>
<content type='text'>
- simplify the STM32MP15x package parsing code
- remove test on CONFIG_DM_REGULATOR in stm32mp1 board
  and enable CONFIG_DM_REGULATOR for stm32f769-disco
- handle ck_usbo_48m clock provided by USBPHYC to fix the command 'usb start'
  after alignment with Linux kernel v5.19 DT (clocks = &lt;&amp;usbphyc&gt;)
- Fix SYS_HZ_CLOCK value for stih410-b2260 board
- Switch STMM32MP15x DHSOM to FMC2 EBI driver
- Remove hwlocks from pinctrl in STM32MP15x to avoid issue with kernel
</content>
</entry>
<entry>
<title>Merge https://source.denx.de/u-boot/custodians/u-boot-riscv</title>
<updated>2022-09-06T13:01:39Z</updated>
<author>
<name>Tom Rini</name>
<email>trini@konsulko.com</email>
</author>
<published>2022-09-06T13:01:39Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=59c51fa4abbca41d2a4d60c0fe4d8f05fc83fb46'/>
<id>urn:sha1:59c51fa4abbca41d2a4d60c0fe4d8f05fc83fb46</id>
<content type='text'>
</content>
</entry>
<entry>
<title>clk: stm32mp: handle ck_usbo_48m clock provided by USBPHYC</title>
<updated>2022-09-06T11:54:50Z</updated>
<author>
<name>Patrick Delaunay</name>
<email>patrick.delaunay@foss.st.com</email>
</author>
<published>2022-04-26T12:37:49Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=06328d1411cf1167133aff0bd56472a8f67724e0'/>
<id>urn:sha1:06328d1411cf1167133aff0bd56472a8f67724e0</id>
<content type='text'>
Handle the input clock of RCC USB_PHY_48, provided by USBPHYC
and named "ck_usbo_48m".

Signed-off-by: Patrick Delaunay &lt;patrick.delaunay@foss.st.com&gt;
Reviewed-by: Patrice Chotard &lt;patrice.chotard@foss.st.com&gt;
</content>
</entry>
<entry>
<title>dt-bindings: clock: sifive: sync FU740 PRCI clock binding header</title>
<updated>2022-09-06T05:00:15Z</updated>
<author>
<name>Icenowy Zheng</name>
<email>uwu@icenowy.me</email>
</author>
<published>2022-08-25T08:11:18Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=d13cd77068eb3c52271412db821ecc0ab1e8f4f4'/>
<id>urn:sha1:d13cd77068eb3c52271412db821ecc0ab1e8f4f4</id>
<content type='text'>
This commit sychronizes the header file for FU740 PRCI clocks with the
one from Linux 5.19.

The constant values are the same, but all constant names are changed
(most are just prefixed with FU740_).

Signed-off-by: Icenowy Zheng &lt;uwu@icenowy.me&gt;
Reviewed-by: Leo Yu-Chi Liang &lt;ycliang@andestech.com&gt;
</content>
</entry>
<entry>
<title>clk: rockchip: rk3399: Fix Unknown clock 77 on mmc@fe310000</title>
<updated>2022-09-04T12:00:39Z</updated>
<author>
<name>Michal Suchanek</name>
<email>msuchanek@suse.de</email>
</author>
<published>2022-08-21T07:17:24Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=f103c112660217f8875398435e47d545ba934a5c'/>
<id>urn:sha1:f103c112660217f8875398435e47d545ba934a5c</id>
<content type='text'>
Adding some debug prints I can see:

MMC:   mmc@fe320000: Got clock clock-controller@ff760000 76
mmc@fe310000: Got clock clock-controller@ff760000 77
Unknown clock 77
rockchip_dwmmc_get_mmc_clk: err=-2
mmc@fe310000: 3, mmc@fe320000: 1, mmc@fe330000: 0

According to kernel code the SDIO clock is identical to SDMMC clock
except for the con 16-&gt;15 change.

Add support for the clock to avoid the error.

Signed-off-by: Michal Suchanek &lt;msuchanek@suse.de&gt;
Reviewed-by: Kever Yang &lt;kever.yang@rock-chips.com&gt;
</content>
</entry>
<entry>
<title>treewide: Fix Marek's name and change my e-mail address</title>
<updated>2022-07-21T08:14:04Z</updated>
<author>
<name>Marek Behún</name>
<email>kabel@kernel.org</email>
</author>
<published>2022-06-01T15:17:06Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=61143f741ee5fd45720ca92682aaf557525b4b64'/>
<id>urn:sha1:61143f741ee5fd45720ca92682aaf557525b4b64</id>
<content type='text'>
Fix diacritics in some instances of my name and change my e-mail address
to kabel@kernel.org.

Add corresponding .mailmap entries.

Signed-off-by: Marek Behún &lt;kabel@kernel.org&gt;
Reviewed-by: Stefan Roese &lt;sr@denx.de&gt;
</content>
</entry>
<entry>
<title>reset: sunxi: Reuse the platform data from the clock driver</title>
<updated>2022-07-18T08:37:50Z</updated>
<author>
<name>Samuel Holland</name>
<email>samuel@sholland.org</email>
</author>
<published>2022-05-09T05:29:37Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=66391263f8484aae41cae80753f31c0edc6138af'/>
<id>urn:sha1:66391263f8484aae41cae80753f31c0edc6138af</id>
<content type='text'>
The clock and reset drivers use the exact same platform data. Simplify
them by sharing the object. This is safe because the parent device
(the clock device) always gets its driver model callbacks run first.

Signed-off-by: Samuel Holland &lt;samuel@sholland.org&gt;
Acked-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
Signed-off-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
</content>
</entry>
<entry>
<title>clk: sunxi: Convert driver private data to platform data</title>
<updated>2022-07-18T08:37:50Z</updated>
<author>
<name>Samuel Holland</name>
<email>samuel@sholland.org</email>
</author>
<published>2022-05-09T05:29:35Z</published>
<link rel='alternate' type='text/html' href='http://cgit.235523.xyz/u-boot.git/commit/?id=5af97b6ff74e3ce7312b3ef533c55f73430fb7d5'/>
<id>urn:sha1:5af97b6ff74e3ce7312b3ef533c55f73430fb7d5</id>
<content type='text'>
All of the driver private data should really be platform data since it
is determined statically (selected by the compatible string or extracted
from the devicetree). Move everything to platform data, so it can be
provided when binding the driver. This is useful for SPL, or for
instantiating the driver as part of an MFD.

Signed-off-by: Samuel Holland &lt;samuel@sholland.org&gt;
Reviewed-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
Signed-off-by: Andre Przywara &lt;andre.przywara@arm.com&gt;
</content>
</entry>
</feed>
